Synchronous semiconductor memory device realizing high speed and

Details Synchronous semiconductor memory device realizing high speed and Synchronous semiconductor memory device realizing high speed and

1997-01-07

1998-09-08

Beausoliel, Jr., Robert W.

Excavating

395552, G11C 800

Patent

active

058056033

ABSTRACT:
A synchronous semiconductor memory device is provided with a delay circuit between an input latch circuit and a pad. The synchronous semiconductor memory device can operate at a higher speed since respective external input signals supplied to a plurality of pads are delayed such that the time required for transmission from respective pads to the input latch circuit is equal, and that skew is eliminated.

REFERENCES:
patent: 5444667 (1995-08-01), Obara
patent: 5454116 (1995-09-01), Harigai et al.
patent: 5535171 (1996-07-01), Kim et al.
patent: 5581512 (1996-12-01), Kitamura
patent: 5623453 (1997-04-01), Shinozaki
patent: 5627794 (1997-05-01), Lee

Affiliated with

Also associated with

Rating

Synchronous semiconductor memory device realizing high speed and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronous semiconductor memory device realizing high speed and, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous semiconductor memory device realizing high speed and will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1290753