Direct and indirect addressing in an electronic digital calculat

Details Direct and indirect addressing in an electronic digital calculat Direct and indirect addressing in an electronic digital calculat

1974-11-26

1976-06-29

Smith, Jerry

Registers

Transfer mechanism

Traveling pawl

3401725, G06F 920, G06F 1502

Patent

active

039671046

ABSTRACT:
A greatly simplified calculator circuit implemented, for example, utilizing I.sup.2 L technology, is fabricated on a relatively small semiconductor chip resulting in high yield. A unique feature of such calculator which permits direct or indirect addressing while reducing the number of ROM instructions required and hence the size of the ROM to permit fabrication on the smaller chip is embodied in the present invention. All memory instructions contain an address select bit to choose either the address contained in the ROM instruction word or the contents of the RAM address register which is loaded from the adder output. The RAM address register contents are incremented or added to by the adder to provide indirect addressing of the RAM while the ROM instruction word provides direct addressing of the RAM.

REFERENCES:
patent: 3364471 (1968-01-01), Bienhoff et al.
patent: 3614741 (1971-10-01), McFarland, Jr. et al.
patent: 3760171 (1973-09-01), Wang et al.
patent: 3760370 (1973-09-01), Cochran

Affiliated with

Also associated with

Rating

Direct and indirect addressing in an electronic digital calculat does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Direct and indirect addressing in an electronic digital calculat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct and indirect addressing in an electronic digital calculat will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1280098