Method and apparatus for computing and implementing error detect

Details Method and apparatus for computing and implementing error detect Method and apparatus for computing and implementing error detect

1986-02-10

1987-10-27

Atkinson, Charles E.

Excavating

G06F 1110

Patent

active

047034858

ABSTRACT:
Improved design, computation and implementation of pairs of error detection check bytes, where such bytes are appended to the end of a variable length record for data integrity check of the entire record after ECC correction, is provided. The error detection check bytes are each computed using different powers of the same companion T matrix of a degree-eight primitive polynomial used for computing associated ECC check bytes. Use of the same T matrix provides the computational convenience of a reasonable size Galois field of GF(2.sup.8), while providing long cycle length through a recurring offset within the data sequences corresponding to two members of each pair.

REFERENCES:
patent: 4447902 (1984-05-01), Wilkinson
patent: 4504948 (1985-03-01), Patel
patent: 4525838 (1985-06-01), Patel
patent: 4559568 (1985-12-01), Watanabe et al.
patent: 4562578 (1985-12-01), Odaka et al.
patent: 4630272 (1986-12-01), Fukami et al.

Affiliated with

Also associated with

Rating

Method and apparatus for computing and implementing error detect does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for computing and implementing error detect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for computing and implementing error detect will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1276669