Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Patent
1998-07-14
2000-08-29
An, Meng-Ai T.
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
712217, 712218, C06F 938
Patent
active
061122939
ABSTRACT:
A processor includes a lookahead address/result calculation unit which is configured to receive operand information (either the operand or a tag identifying the instruction which will produce the operand value) corresponding to the source operands of one or more instructions. If the operands are available, lookahead address/result calculation unit may generate either a lookahead address for a memory operand of the instruction or a lookahead result corresponding to a functional instruction operation of the instruction. The lookahead address may be provided to a load/store unit for early initiation of a memory operation corresponding to the instruction. The lookahead result may be provided to a speculative operand source (e.g. a future file) for updating therein. A lookahead state for a register may thereby be provided early in the pipeline. Subsequent instructions may receive the lookahead state and use the lookahead state to generate additional lookahead state early. On the other hand, the subsequent instructions may receive the lookahead state and hence may be prepared for execution upon dispatch to an instruction window (as opposed to waiting in the instruction window for execution of the prior instruction). In one embodiment, the processor also includes an operand collapse unit configured to collapse the lookahead results into subsequent, concurrently decoded instructions (intraline dependencies). Additionally, the operand collapse unit may be configured to collapse a compare instruction into a subsequent branch instruction which depends upon the result of the compare.
REFERENCES:
patent: 5539911 (1996-07-01), Nguyen et al.
patent: 5557763 (1996-09-01), Senter et al.
patent: 5630157 (1997-05-01), Dwyer, III
patent: 5664136 (1997-09-01), Witt et al.
patent: 5675758 (1997-10-01), Sowadsky et al.
patent: 5768610 (1998-06-01), Pflum
patent: 5835968 (1998-11-01), Mahalingaiah et al.
patent: 5878244 (1999-03-01), Witt et al.
patent: 5896542 (1999-04-01), Iadonato et al.
patent: 5913048 (1999-06-01), Cheong et al.
patent: 5948098 (1999-09-01), Leung et al.
patent: 5961634 (1999-10-01), Tran
patent: 5961639 (1999-10-01), Malick et al.
patent: 5974526 (1999-10-01), Garg et al.
Annex to Form PCT/ISA/206 relating to the results of the partial international search for International Application No. PCT/US 98/22030 mailed Mar. 3, 1999.
International Search Report for Application No.PCT/US 98/22030 mailed Jul. 12, 1999.
Advanced Micro Devices , Inc.
An Meng-Ai T.
Benson Walter
Merkel Lawrence J.
LandOfFree
Processor configured to generate lookahead results from operand does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor configured to generate lookahead results from operand , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor configured to generate lookahead results from operand will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1259756