Method and circuit for fast generation of zero flag condition co

Details Method and circuit for fast generation of zero flag condition co Method and circuit for fast generation of zero flag condition co

1997-02-13

1999-01-19

Mai, Tan V.

Boots, shoes, and leggings

G06F 700

Patent

active

058620656

ABSTRACT:
An adder circuit in parallel with a zero flag generation circuit. In a preferred embodiment, an arithmetic logic unit (ALU) circuit in a microprocessor based computer system includes an adder circuit preferably adapted to receive first and second operands. The preferred adder circuit is further adapted to produce a result equal to the sum of the first and second operands. The ALU circuit further includes a zero flag generation circuit. The zero flag generation circuit is adapted to receive the first and second operands in parallel with the adder circuit and to produce a zero flag signal in response to the operands. The zero flag signal is indicative of whether the sum of the operands is equal to zero. In one embodiment, the zero flag generation circuit includes N half adders in parallel wherein each adder receives a bit from the first operand and a corresponding bit from the second operand. Each half adder produces a sum bit and a carry bit in response to the inputs. Preferably, the zero flag generation circuit further includes N-1 Exclusive OR (EXOR) gates. Each of the N-1 EXOR gates receives one bit of the N sum bits and a corresponding bit of the N carry bits as inputs. The N-1 outputs from the EXOR gates, together with an inverted least significant sum bit, are routed to a logic circuit. The logic circuit functions as an AND gate, producing an output signal indicative of whether each input signal is equal to 1.

REFERENCES:
patent: 3983382 (1976-09-01), Weinberger
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4815019 (1989-03-01), Bosshart
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4924422 (1990-05-01), Vassiliadis et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5367477 (1994-11-01), Hinds et al.
patent: 5581496 (1996-12-01), Lai et al.
patent: 5586069 (1996-12-01), Dockser
patent: 5604689 (1997-02-01), Dockser
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4, 1994.
Michael Slater, "AMD's K5 Designed to Outrun Pentium,"--Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," BYTE, Jan. 1996, 4 pages.

Affiliated with

Also associated with

Rating

Method and circuit for fast generation of zero flag condition co does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit for fast generation of zero flag condition co, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for fast generation of zero flag condition co will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1251889