Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Patent
1998-02-12
2000-08-29
Booth, Richard
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
438108, 438119, 438612, 438613, 438614, 438615, 257778, 257779, 257780, 257781, 257785, 228115, 2281791, 228180, 228 31, 228 41, H01L 2144, H01L 2348, B23K 3102, B23K 2000
Patent
active
061107603
ABSTRACT:
Methods of forming electrically conductive interconnections and electrically interconnected substrates are described. In one implementation, a first substrate having an outer surface is provided and a layer of material is formed thereover. Openings are formed within the layer of material and conductive masses are formed within the openings. A second substrate having conductive interconnect surfaces is provided. The conductive interconnect surfaces are then contacted with the conductive masses and deformed thereby. In one aspect, the interconnect surfaces are deformed in part by portions of the layer of material proximate the conductive masses. In another aspect, the layer of material is removed and the interconnect surfaces are deformed by the conductive masses themselves.
REFERENCES:
patent: 3757075 (1973-09-01), Munt
patent: 3893156 (1975-07-01), Riseman
patent: 4157932 (1979-06-01), Hirata
patent: 4442966 (1984-04-01), Jourdain et al.
patent: 4570329 (1986-02-01), Paine et al.
patent: 4612083 (1986-09-01), Yasumoto et al.
patent: 4818728 (1989-04-01), Rai et al.
patent: 4878611 (1989-11-01), LoVasco et al.
patent: 5034799 (1991-07-01), Tomita et al.
patent: 5196371 (1993-03-01), Kulesza et al.
patent: 5237130 (1993-08-01), Kulesza et al.
patent: 5279989 (1994-01-01), Kim
patent: 5431328 (1995-07-01), Chang et al.
patent: 5539153 (1996-07-01), Schwiebert et al.
patent: 5611140 (1997-03-01), Kulesza et al.
patent: 5658830 (1997-08-01), Jeng
patent: 5930464 (1999-07-01), Yokayama et al.
Medlen Curtis M.
Tuttle Mark E.
Booth Richard
Micro)n Technology, Inc.
Nguyen Ha Tran
LandOfFree
Methods of forming electrically conductive interconnections and does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming electrically conductive interconnections and , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming electrically conductive interconnections and will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1249052