Power efficient TTL buffer for driving large capacitive loads

Details Power efficient TTL buffer for driving large capacitive loads Power efficient TTL buffer for driving large capacitive loads

1981-09-09

1984-06-12

Zazworsky, John

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307473, 307562, H03K 19088, H03K 19013

Patent

active

044544324

ABSTRACT:
A TTL gate for driving large capacitive loads with minimal current drain of the gate's power supply during the logic low output level is provided. The current drain from the power supply is minimized by a feedback means which becomes active when the logic low output level is reached. The feedback means comprises a current mirror circuit connected between the drive means and the output means of the gate. The drive means also comprises a current mirror circuit.

REFERENCES:
patent: 3544808 (1970-12-01), Mukai
patent: 3581107 (1971-05-01), Nielsen
patent: 3641368 (1972-02-01), Gamble et al.
patent: 3699355 (1972-10-01), Madrazo et al.
patent: 4081695 (1978-03-01), Allen et al.
patent: 4255670 (1981-03-01), Griffith

Affiliated with

Also associated with

Rating

Power efficient TTL buffer for driving large capacitive loads does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power efficient TTL buffer for driving large capacitive loads, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power efficient TTL buffer for driving large capacitive loads will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-123709