Microcomputer having CPU and built-in flash memory that is rewri

Details Microcomputer having CPU and built-in flash memory that is rewri Microcomputer having CPU and built-in flash memory that is rewri

1995-08-21

1997-11-11

Kim, Kenneth S.

Static information storage and retrieval

Magnetic bubbles

Guide structure

36518501, 36518524, 395568, 395800, G06F 944

Patent

active

056873450

ABSTRACT:
A data processing apparatus having a built-in flash memory and being capable of performing a rewriting operation of the built-in flash memory, by use of versatilely used PROM writer, has a CPU, an electrically rewritable nonvolatile flash memory both formed in a single semiconductor substrate, and is operable in a mode in which the built-in flash memory is rewritable in accordance with commands supplied from a PROM writer. The data processing apparatus has a command latch which is externally writable when the above-mentioned operation mode is established, a command analyzer, that is, a command decoder, and a sequence controller for controlling a sequence of a rewriting operation of the flash memory in accordance with the decoded output of the command analyzer. The command analyzer and sequence controller may be realized by the CPU.

REFERENCES:
patent: 4402065 (1983-08-01), Taylor
patent: 4698750 (1987-10-01), Wilkie et al.
patent: 4701886 (1987-10-01), Sakakibara
patent: 4783764 (1988-11-01), Tsuchiya et al.
patent: 4785425 (1988-11-01), Lavelle
patent: 4796235 (1989-01-01), Sparks et al.
patent: 4807114 (1989-02-01), Itoh
patent: 4953129 (1990-08-01), Kobayashi et al.
patent: 5065364 (1991-11-01), Atwood et al.
patent: 5070473 (1991-12-01), Takano et al.
patent: 5088023 (1992-02-01), Nakamura et al.
patent: 5097445 (1992-03-01), Yamauchi
patent: 5109359 (1992-04-01), Sakakibara et al.
patent: 5175840 (1992-12-01), Sawase et al.
patent: 5185718 (1993-02-01), Rinerson et al.
patent: 5200600 (1993-04-01), Shinagawa
patent: 5222046 (1993-06-01), Kreifels et al.
patent: 5255244 (1993-10-01), Dey
patent: 5283758 (1994-02-01), Nakayama et al.
patent: 5297096 (1994-03-01), Terada et al.
patent: 5305276 (1994-04-01), Venoyama
patent: 5321845 (1994-06-01), Sawase et al.
patent: 5329492 (1994-07-01), Mochizuki
patent: 5369647 (1994-11-01), Kreifels et al.
patent: 5377145 (1994-12-01), Kynett et al.
patent: 5402383 (1995-03-01), Akaogi
patent: 5444664 (1995-08-01), Kuroda et al.
patent: 5566125 (1996-10-01), Fazio et al.
patent: 5581503 (1996-12-01), Matsubara et al.
patent: 5615159 (1997-03-01), Roohparvar
IBM Technical Disclosure Bulletin, vol. 32, No. 10B, pp. 141-142, Mar. 1990, entitled "Method of Reducing DRAM Power Dissipation with Segmented Bitlines".
Arnold J. Morales, "Adding EEPROM to ROM Expands IC Versatility," EDN Electrical Design News, vol. 28, No. 21, Oct. 13, 1983, pp. 177-188.
"Block Structures in Flash Memory," Electronic Engineering, vol. 63, No. 775, Jul. 1991, p. 49.

Affiliated with

Also associated with

Rating

Microcomputer having CPU and built-in flash memory that is rewri does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microcomputer having CPU and built-in flash memory that is rewri, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microcomputer having CPU and built-in flash memory that is rewri will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1236598