Excavating
Patent
1995-02-21
1997-11-11
Beausoliel, Jr., Robert W.
Excavating
371 223, 395500, G06F 1134
Patent
active
056873123
ABSTRACT:
An emulator for emulating operations of data processing circuitry normally connected to and cooperable with a peripheral circuit includes serial scanning circuitry connectable to the peripheral circuit in substitution for the data processing circuitry. The serial scanning circuitry provides to and receives from the peripheral circuit signals which would normally be provided and received by the data processing circuitry. The serial scanning circuitry is connectable to an emulation controller for permitting serial data transfer between the emulation controller and the emulator. The emulator further includes control circuitry connected to the serial scanning circuitry and connectable to the emulation controller. The control circuitry permits the serial scanning circuitry to provide and receive the aforementioned signals while serial data is being transferred in a continuous serial data stream between the emulation controller and the serial scanning circuitry.
REFERENCES:
patent: 4447876 (1984-05-01), Moore
patent: 4633417 (1986-12-01), Wilburn et al.
patent: 5093776 (1992-03-01), Morss et al.
patent: 5101498 (1992-03-01), Ehlig et al.
patent: 5109190 (1992-04-01), Sakashita et al.
patent: 5109494 (1992-04-01), Ehlig et al.
patent: 5150044 (1992-09-01), Hashizume et al.
patent: 5226047 (1993-07-01), Catlin
patent: 5254942 (1993-10-01), D'Souga et al.
patent: 5270642 (1993-12-01), Parker
patent: 5278962 (1994-01-01), Masuda et al.
patent: 5281864 (1994-01-01), Hahn et al.
patent: 5325368 (1994-06-01), James et al.
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5574852 (1996-11-01), Bakker et al.
Lee Whetsel, "An IEEE 1149.1 Based Logic/Signature Analyzer in a Chip", International Test Conference, Oct. 26-30, 1991.
Sridhar Narayanan, Charles Njinda and Melvin Breuer, "Optimal Sequencing of Scan Registers", IEEE, 1992, International Test Conference 1992, paper 15.2, pp. 293-302.
Beausoliel, Jr. Robert W.
De'cady Albert
Donaldson Richard L.
Heiting Leo N.
Stahl Scott B.
LandOfFree
Method and apparatus for processor emulation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for processor emulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for processor emulation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1236106