Microcomputer with detection of predetermined data for enabling

Details Microcomputer with detection of predetermined data for enabling Microcomputer with detection of predetermined data for enabling

1995-05-31

1997-11-11

Coleman, Eric

395733, G06F 108

Patent

active

056873115

ABSTRACT:
A microcomputer comprising an exclusive register 61, an STP/WIT instruction valid/invalid control circuit 60 which detects that data are written consecutively in the register 61 and that values of the data are in a predetermined combination, and AND gates 11 and 12 which permit execution of the STP instruction and the WIT instruction for stopping clock .phi. only when the predetermined signal is outputted from the STP/WIT instruction valid/invalid control circuit 60, and capable of avoiding the instruction for stopping the internal clock being executed by mistake.

REFERENCES:
patent: 4831516 (1989-05-01), Tanaka
patent: 5336939 (1994-08-01), Eitrheim
patent: 5365047 (1994-11-01), Yamaguchi
patent: 5369771 (1994-11-01), Gettel
patent: 5473767 (1995-12-01), Kardach
patent: 5546568 (1996-08-01), Bland

Affiliated with

Also associated with

Rating

Microcomputer with detection of predetermined data for enabling does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microcomputer with detection of predetermined data for enabling , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microcomputer with detection of predetermined data for enabling will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1236081