Processor for executing an instructions stream where instruction

Details Processor for executing an instructions stream where instruction Processor for executing an instructions stream where instruction

1996-09-13

1999-11-23

Maung, Zarni

Electrical computers and digital processing systems: processing

Instruction decoding

712216, G06F 930, G06F 900

Patent

active

059918705

ABSTRACT:
A processor that executes an instruction stream having at least one compressed register field allows for smaller programs and greater processing speed. The instructions have at least one n-bit register number field and at least one m-bit register code field, where n is less than m. The n-bit register number field is capable of designating any register in a set of working registers. The m-bit register code field is capable of designating any register of a subset of the working registers. The m-bit register code may designate a source or destination register of the current instruction, a source or destination register of the last instruction, or a destination register of the second to last instruction. An instruction fetch section of the processor fetches the instruction words from memory. As part of the instruction decoding process, the m-bit register code field is passed to a register designation code conversion, or register mapping, section where the m-bit register code is converted into an n-bit register number. Various embodiments of the register mapping section include: (1) a fixed mapping such that identical inputs always cause identical outputs; (2) a conversion table in which all or part of the table's content may be updated by execution of either a special or regular instruction.

REFERENCES:
patent: 5197132 (1993-03-01), Steely, Jr. et al.
patent: 5233695 (1993-08-01), Miyoshi
patent: 5581721 (1996-12-01), Wada et al.
patent: 5644746 (1997-07-01), Holt et al.
patent: 5655132 (1997-08-01), Watson
patent: 5684983 (1997-11-01), Ando
patent: 5729723 (1998-03-01), Wada et al.
patent: 5748515 (1998-05-01), Glass et al.
patent: 5784589 (1998-07-01), Bluhm
patent: 5794010 (1998-08-01), Worrell et al.
patent: 5796970 (1998-08-01), Higaki etal.
patent: 5889983 (1999-03-01), Mittal et al.
patent: 5890222 (1999-03-01), Agarwal et al.
patent: 5896519 (1999-04-01), Worrell
patent: 5897665 (1999-04-01), Padwekar
patent: 5903919 (1999-05-01), Myers
Mano, M., "Digital Design," 2nd ed., Prentice-Hall, pp. 180-186, 1991.
Hennessy, J., et al., Computer Architecture: A Quantitative Approach, 2nd ed., Morgan Kaufmann, pp. 375-384, 439-47, Aug. 1995.
"A Quantitative Approach for Design, Realization and Evaluation of Computer Architecture," John L. Hennessey and David A. Patterson, Computer Architecture: A Quantitative Approach, Dec. 1992, Section 2E, pp. 728-730.
"Hitachi Single-Chip RISC Microcomputer SH7000/SH7600 Series Programming Manual," Hitachi Ltd., Mar. 1993, pp. 12-13 and 29.

Affiliated with

Also associated with

Rating

Processor for executing an instructions stream where instruction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor for executing an instructions stream where instruction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor for executing an instructions stream where instruction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1235302