Data processing: measuring – calibrating – or testing – Measurement system – Performance or efficiency evaluation
Patent
1997-07-07
1999-11-23
Assouad, Patrick
Data processing: measuring, calibrating, or testing
Measurement system
Performance or efficiency evaluation
714 39, G06F 1125
Patent
active
059917083
ABSTRACT:
The present invention provides a performance monitor including a threshold indicator, a granularity indicator, an event detector, and an event counter. The threshold indicator indicates a number of threshold increments, which each correspond to a number of occurrences of a first event. The granularity indicator indicates the number of occurrences of the first event corresponding to each of the threshold increments indicated by the threshold indicator. The granularity indicator has at least a first state and a second state such that the granularity indicator indicates that a first number of occurrences of the first event correspond to a threshold increment in the first state and that a different second number of occurrences of the first event correspond to a threshold increment in the second state. In response to a number of occurrences of the first event detected by the event detector during a selected interval exceeding the number of occurrences indicated by the threshold value and the granularity indicator, the event counter is incremented. In one embodiment, each occurrence of the first event corresponds to a processor clock cycle and the selected interval is defined as the duration of a memory access.
REFERENCES:
patent: 3723975 (1973-03-01), Kurtz et al.
patent: 3771144 (1973-11-01), Belady et al.
patent: 3818458 (1974-06-01), Deese
patent: 3906454 (1975-09-01), Martin
patent: 4034353 (1977-07-01), Denny et al.
patent: 4068304 (1978-01-01), Beausoleil et al.
patent: 4521849 (1985-06-01), Wilder
patent: 4590550 (1986-05-01), Eilert et al.
patent: 4821178 (1989-04-01), Levin et al.
patent: 4905171 (1990-02-01), Kiel et al.
patent: 5226153 (1993-07-01), Deangelis et al.
patent: 5426741 (1995-06-01), Butts et al.
patent: 5440722 (1995-08-01), Vanderspeck et al.
patent: 5450349 (1995-09-01), Brown, III et al.
patent: 5450609 (1995-09-01), Schultz et al.
patent: 5581482 (1996-12-01), Wiedenman et al.
patent: 5657253 (1997-08-01), Dreyer et al.
patent: 5691920 (1997-11-01), Levine et al.
patent: 5726913 (1998-03-01), Grimsrud
patent: 5752062 (1998-05-01), Gover et al.
patent: 5797019 (1998-08-01), Levine et al.
patent: 5809450 (1998-09-01), Chrysos et al.
patent: 5835702 (1998-11-01), Levine et al.
patent: 5835705 (1998-11-01), Larsen et al.
patent: 5875294 (1999-02-01), Roth et al.
patent: 5881223 (1999-03-01), Agrawal et al.
patent: 5881306 (1999-03-01), Levine et al.
Roth et al., "Performance Monitoring on the PowerPC 604 Microprocessor", IEEE, Apr. 1995.
IBM Technical Disclosure Bulletin, "Event Triggered Performance Monitoring," vol. 37, No. 9, Sep. 1994.
IBM Technical Disclosure Bulletin, "Off Chip L2 Lateral Cache Miss Counting," vol. 37, No. 9, Sept. 1994.
Levine Frank Eliot
Roth Charles Philip
Welbon Edward Hugh
Assouad Patrick
Dillon Andrew J.
International Business Machines - Corporation
Russell Brian F.
Salys Casimer K.
LandOfFree
Performance monitor and method for performance monitoring within does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Performance monitor and method for performance monitoring within, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Performance monitor and method for performance monitoring within will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1233964