Excavating
Patent
1992-01-14
1996-05-07
Baker, Stephen M.
Excavating
371 511, 39518318, G06F 1110
Patent
active
055153810
ABSTRACT:
An apparatus and method of correcting parity errors in a fault tolerant computer system. Data and associated parity are checked in parallel with use of the data by an ALU. Upon detection of an error, a controller causes the ALU to pass the input data unchanged and associates a correct parity with the input data. The correct parity generation is done in parallel with ALU processing to permit rapid reassociation of data and its correct parity. The reassociated data is returned to the ALU for processing.
REFERENCES:
patent: 4074229 (1978-02-01), Prey
patent: 4183463 (1980-01-01), Kemmetmueller
patent: 4249253 (1981-02-01), Gentili et al.
patent: 4304002 (1981-12-01), Hunt
patent: 4317201 (1982-02-01), Sedalis
patent: 4355393 (1982-10-01), Kubo et al.
patent: 4360891 (1982-11-01), Branigin et al.
patent: 4360915 (1982-11-01), Sindelar
patent: 4360917 (1982-11-01), Sindelar et al.
patent: 4410988 (1983-10-01), Suelflow et al.
patent: 4450562 (1984-05-01), Wacyk et al.
patent: 4472805 (1984-09-01), Wacyk et al.
patent: 4670876 (1987-06-01), Kirk
patent: 4682328 (1987-07-01), Ramsay et al.
patent: 4688219 (1987-08-01), Takemae
patent: 4701915 (1987-10-01), Kitamura et al.
Baker Stephen M.
Tandem Computers Incorporated
LandOfFree
Sequential parity correction for error-correcting RAM array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sequential parity correction for error-correcting RAM array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sequential parity correction for error-correcting RAM array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1233066