Flash EEprom system with cell by cell programming verification

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

39518206, G06F 1100

Patent

active

059915170

ABSTRACT:
A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives. Improvements include selective multiple sector erase, in which any combinations of Flash sectors may be erased together. Selective sectors among the selected combination may also be de-selected during the erase operation. Another improvement is the ability to remap and replace defective cells with substitute cells. The remapping is performed automatically as soon as a defective cell is detected. When the number of defects in a Flash sector becomes large, the whole sector is remapped. Yet another improvement individually verifies the states of a plurality of cells that are being programmed in parallel in order to terminate the programming, as a result of the verification, on a cell-by-cell basis as the cells reach their programmed states.

REFERENCES:
patent: 4090258 (1978-05-01), Cricchi
patent: 4149270 (1979-04-01), Cricchi et al.
patent: 4181980 (1980-01-01), McCoy
patent: 4253059 (1981-02-01), Bell et al.
patent: 4272830 (1981-06-01), Moench
patent: 4279024 (1981-07-01), Schrenk
patent: 4287570 (1981-09-01), Stark
patent: 4357685 (1982-11-01), Daniels et al.
patent: 4393475 (1983-07-01), Kitagawa et al.
patent: 4415992 (1983-11-01), Adlhoch
patent: 4460982 (1984-07-01), Gee et al.
patent: 4495602 (1985-01-01), Sheppard
patent: 4586163 (1986-04-01), Koike
patent: 4599707 (1986-07-01), Fang
patent: 4612629 (1986-09-01), Harari
patent: 4653023 (1987-03-01), Suzuki et al.
patent: 4718041 (1988-01-01), Baglee et al.
patent: 4733394 (1988-03-01), Giebel
patent: 4752929 (1988-06-01), Kantz et al.
patent: 4763305 (1988-08-01), Kuo
patent: 4779272 (1988-10-01), Kohda et al.
patent: 4799195 (1989-01-01), Iwahashi et al.
patent: 4805151 (1989-02-01), Terada et al.
patent: 4807188 (1989-02-01), Casagrande
patent: 4809231 (1989-02-01), Shannon et al.
patent: 4811294 (1989-03-01), Kobayashi et al.
patent: 4847808 (1989-07-01), Kobatake
patent: 4870618 (1989-09-01), Iwashita
patent: 4956816 (1990-09-01), Atsumi et al.
patent: 4999813 (1991-03-01), Ohtsuka et al.
patent: 5003510 (1991-03-01), Hamisaki
patent: 5053990 (1991-10-01), Kreifels et al.
patent: 5095344 (1992-03-01), Harari et al.
patent: 5163021 (1992-11-01), Mehrotra et al.
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5297148 (1994-03-01), Harari et al.
patent: 5602987 (1997-02-01), Harari et al.
Torelli et al., "An improved method for programming a word-erasable EEprom," Alta Frequenza, vol. LII, No. 6, pp. 487-494, Nov.-Dec. 1983.
Torelli et al., "Single Chip, 16-Station TV Digital Tuning System," SGS-ATES Technical Note 170, pp. 1-19 (1984).
Torelli et al., "PLL2K-PLL Frequency Synthesizer For 30 Programs," SGS-ATES Componenti Electronici SpA, Technical Note 152, pp. 1-16 (1982).
Scroochi et al., "EPM32-Electronic Program Memory System For TV (32 Stations)," SGS-ATES Componenti Electronici SpA, Technical Note 153, pp. 1-19 (1982).
"EPM 16-Electronic Program Memory (16 Stations)," SGS-ATES Componenti Electronici SpA, MOS Integrated Circuits/M193A-M193C-M193D, 15 pps, (Nov., 1981).
"EPM-32 Electronic Program Memory (32 Stations)," SGS-ATES Componenti Electronici SpA, Mos Integrated Circuits/M293, 16 pps. (Oct., 1982).
"Single Chip Non-Volatile Station Memory, PCM Remote Control Receiver and Display Driver," SGS-ATES Componenti Electronici SpA, MOS Integrated Circuits/M490-M491, 24 pps. (May, 1983).
"PLL TV Microcomputer Interface," SGS-ATES Componenti Electronici SpA, MOS Integrated Circuits/M290, 15 pps. (Jun., 1982).
Gee et al., "An Enhanced 16K E.sup.2 PROM," IEEE Journal of Solid State Circuits, vol. SC-17, No. 5 (Oct. 1982).
Torelli, "An LSI technology fully compatible EAROM cell," SGS-ATES Componenti Electronici SpA, 7pp. (1982).
Caironi et al., "A TV Frequency Synthesis System With A Single Chip Microprocessor Interface Including Non Volatile Memory," IEEE Transactions on Consumer Electronics, vol. CE-28, No. 3, pp. 363-371 (Aug. 1982).
Torelli et al., "Integrating Non-Volatile Station Memory and Remote Control Receiver In A Single Chip," IEEE Digest of Technical Papers, Cat. No. 83CH1872-1, 2pp. (Jun., 1983).
Torelli et al., "Non-Volatile Station Memory Single Chip Including Remote Control Receiver and Memory Display Driver," IEEE Transactions on Consumer Electronics, vol. CE-29, No. 3, pp. 103-113 (Aug. 1983).
Excerpts from a 1983 Data Book published by SGS-ATES Group, 45 pp. (Nov. 1983).
Berenga et al., "E.sup.2 -PROM TV Synthesizer," IEEE Digest of Technical Papers, Cat. No. 78CH1298-9SSC, 4 pp. (Feb. 1978).
Klingman, "Microprocessor Systems Design," Prentice-Hall, Inc., pp. 30-31 (1977).
Masuoka et al., "A 256-kbit Flash E.sup.2 PROM Using Triple-Polysilicon Technology," IEEE Journal of Solid-State Circuits, vol. SC-22, No. 4, (Aug. 1987).
Bleiker et al., "A Four-State EEPROM Using Floating-Gate Memory Cells," IEEE Journal of Solid-State Circuits, vol. SC-22, No. 3 (Jun., 1987).
Krick, P.J., "Three-State MNOS Fet Memory Array," IBM Technical Disclosure Bulletin, vol. 18, No. 12, pp. 4192-4193 (May, 1976).
Alberts, et al., "Multi-Bit Storage Fet EAROM Cell," IBM Technical Disclosure Bulletin, vol. 24, No. 7A, pp. 3311-3314 (Dec. 1981).
Stark, M., "Two Bits Per Cell Rom," IEEE Catalog No. 81-CH1626-1, Library of Congress No. 80-85186, Order No. 341, Spring Comp Con 1981, Feb. 23-26, Twenty-Second Computer Society International Conference, San Francisco, CA.
Furuyama et al., "An Experimental 2-Bit/Cell Storage Dram For Macro Cell or Memory-On-Logic Application," pp. 4.4.1-4.4.4, IEEE, (1988).
Horiguchi et al., "An Experimental Large-Capacity Semiconductor File Memory Using 16-Levels Cell Storage," IEEE Journal Of Solid-State Circuits, vol. 23, No. 1, Feb. 1988.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Flash EEprom system with cell by cell programming verification does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash EEprom system with cell by cell programming verification, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash EEprom system with cell by cell programming verification will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1232069

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.