Electricity: electrical systems and devices – Control circuits for electromagnetic devices – Systems for magnetizing – demagnetizing – or controlling the...
Patent
1994-12-12
1995-11-14
Fears, Terrell W.
Electricity: electrical systems and devices
Control circuits for electromagnetic devices
Systems for magnetizing, demagnetizing, or controlling the...
36518901, G11C 1122
Patent
active
054673020
ABSTRACT:
Bit lines BL0 and /BL0 are connected to a sense amplifier SA0, the gate of a first MOS transistor to a first word line WL0, a first electrode of a first ferrodielectric capacitor Cs1 to the source of the first Qn, the drain of the first Qn to BL0, a second electrode of Cs1 to a first plate electrode CP0, the gate of a second MOS transistor Qn to a second word line DWL0, a first electrode of a second ferrodielectric capacitor Cd2 to the source of the second Qn, the drain of the second Qn to /BL0, and a second electrode of Cd1 to a second plate electrode DCP0, and after turning off the second Qn, the logic voltage of DCP0 is inverted. Hence, in a semiconductor memory device employing the ferrodielectric element, the dummy memory capacitor is initialized securely, and high speed reading is enabled without concentration of power consumption.
REFERENCES:
patent: 5381364 (1995-01-01), Chern et al.
Hirano Hiroshige
Moriwaki Nobuyuki
Nakane George
Sumi Tatsumi
Fears Terrell W.
Matsushita Electric Industrial Company Ltd.
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1225806