Technique for reducing power consumption in digital filters

Details Technique for reducing power consumption in digital filters Technique for reducing power consumption in digital filters

1996-08-29

1998-07-07

Mai, Tan V.

Boots, shoes, and leggings

G06F 1710

Patent

active

057779147

ABSTRACT:
In a digital filter having tap coefficients, a gain element is employed to scale the filter output. The gain element is controlled by an error monitor element which runs an adaptive process in accordance with the invention. Such a process causes each tap coefficient value to be changed so as to reduce power consumption in the filter. On the other hand, the process ensures that the filter output maintains an acceptable signal to noise ratio (SNR), despite losing the bit precision of the filter as a result of the change of the coefficient values.

REFERENCES:
patent: 5146494 (1992-09-01), Harman
patent: 5168459 (1992-12-01), Hiller
patent: 5544201 (1996-08-01), Hoshino et al.
J. Ludwig et al., "Low-Power Digital Filtering Using Approximate Processing", IEEE Journal of Solid-State Circuits, vol. 31, No. 3, Mar. 1996, pp. 395-399.
M. Zheng et al., "Low Power and High Speed Multiplication Design through Mixed Number Representations", IEEE ICCD, 1995, pp. 566-570.
H. Choi et al., "Search-Based Wordlength Optimization for VLSI/DSP Synthesis", IEEE, 1994, pp. 198-207.

Affiliated with

Also associated with

Rating

Technique for reducing power consumption in digital filters does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Technique for reducing power consumption in digital filters, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for reducing power consumption in digital filters will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1213643