Method of forming integrated leadouts for a chip carrier

Details Method of forming integrated leadouts for a chip carrier Method of forming integrated leadouts for a chip carrier

1992-03-27

1993-01-12

Arbes, Carl J.

Metal working

Method of mechanical manufacture

Electrical device making

29840, 174254, 174255, 174261, 257786, 361412, 361414, H05K 336

Patent

active

051778637

ABSTRACT:
A method of forming leadouts on a surface mountable chip carrier for electrical connection to a supporting substrate, such as a motherboard. The chip carrier includes a carrier board having input/output vias extending to a selected layer of the carrier board. In a preferred embodiment, the selected layer is the lower surface of the carrier board, but the selected layer may optionally be the upper surface or an intermediate layer. The input/output vias are on an inboard side of an interconnection region. An array of terminals, which may also be vias, are on the outboard side of the interconnection region. The interconnection region is removed from the carrier board to form a window located between the terminals and the input/output vias. In the preferred embodiment, a metallic layer is then deposited on the lower surface of the carrier board. The metallic layer is patterned to leave leads extending from the input/output vias to the terminals, thereby providing parallel leads extending across the window. The portion of the leads exposed by the window provides contact sites to be bonded to contact sites of the supporting substrate. Preferably, a number of windows are formed. The portion of the carrier board that is outboard of the windows may optionally be removed to form cantilevered input/output leads of a leaded chip carrier.

REFERENCES:
patent: 4288841 (1981-09-01), Gogal
patent: 4426773 (1984-01-01), Hargis
patent: 4437141 (1984-03-01), Prokop
patent: 4513355 (1985-04-01), Sohroeder et al.
patent: 4750092 (1988-06-01), Werther
patent: 4914814 (1990-04-01), Behun et al.
patent: 4982311 (1991-01-01), Dehaine et al.

Affiliated with

Also associated with

Rating

Method of forming integrated leadouts for a chip carrier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming integrated leadouts for a chip carrier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming integrated leadouts for a chip carrier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1211532