Memory management unit for developing multiple physical addresse

Details Memory management unit for developing multiple physical addresse Memory management unit for developing multiple physical addresse

1980-12-31

1983-03-29

Heckler, Thomas M.

Boots, shoes, and leggings

G06F 930

Patent

active

043785913

ABSTRACT:
A cache memory for use in a data processing system wherein data words are identified by either an odd or an even address number and wherein system elements request the transfer of data words with the cache memory by supplying either an odd or an even memory request address number with a memory request, the cache memory including a first pllurality of addressable memory locations for storing data words associated with odd address numbers and a second plurality of memory locations for storing data words associated with even address numbers, and an adder for incrementing a memory request address number by one to generate the address number of the next successively stored data word to permit a set of memory address drivers to control the addressing and transferring of a data word stored in the first memory module and associated with an odd address number simultaneously with the addressing and transferring of a data word stored in the second memory module and addressed by an even address number.

REFERENCES:
patent: 4055851 (1977-10-01), Jenkins et al.
patent: 4099231 (1978-07-01), Kotok et al.

Affiliated with

Also associated with

Rating

Memory management unit for developing multiple physical addresse does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory management unit for developing multiple physical addresse, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory management unit for developing multiple physical addresse will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1206020