Boots – shoes – and leggings
Patent
1980-07-03
1983-03-29
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 938, G06F 1300
Patent
active
043785891
ABSTRACT:
A computing system architecture includes a central processing unit having a channel, arithmetic and logic unit, a plurality of working registers, and control logic; a plurality of local storage registers; a main storage; an executable control store; one or more input/output devices; and a multiplexed cycle steal and interrupt request common poll bus.
The storage and input/output devices communicate with and are controlled by the central processing unit over a looped, or unidirectional bus and control channel including a bus in, a bus out, an address and a six-bit code bus, and a plurality of control lines. Bus out is operated to address the executable control store and main storage, and to provide data to the input/output devices and the local storage registers. Bus in is shared by the input/output devices and all storage devices and registers for transferring data and control information to the central processing unit. Bus in is also used by main storage to receive data from the input/output devices and from the local storage registers. The six-bit code bus addresses the input/output devices and the local storage registers, thus enabling overlapping of device or local storage data transfers with the accessing of executable control storage and main storage, and with instruction execution.
The arithmetic and logic unit is time shared for data and input/output processing, register/register and storage/register transfers, shift operations, byte manipulation, address modification and program counter incrementing.
Both cycle steal and interrupt requests are received by the central processor on the common poll bus.
REFERENCES:
patent: 3974479 (1976-08-01), Kotok et al.
patent: 4045782 (1977-08-01), Anderson et al.
patent: 4050058 (1977-09-01), Garlic
Finnegan Edward D.
Marenin George B.
Beckstrand Shelley M.
Heckler Thomas M.
International Business Machines - Corporation
Shaw Gareth D.
LandOfFree
Undirectional looped bus microcomputer architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Undirectional looped bus microcomputer architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Undirectional looped bus microcomputer architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1205998