Digital shift register using random access memory

Details Digital shift register using random access memory Digital shift register using random access memory

1990-07-30

1992-10-06

Mai, Tan V.

Boots, shoes, and leggings

G06F 1531

Patent

active

051538466

ABSTRACT:
A tapped digital shift register suitable for use with a finite-impulse-response (FIR) filter in applications such as high-definition television is implemented using a random-access memory (RAM). The RAM contains x words having yz bits each, where x represents the number of elements in each section of the shift register, y represents the number of taps and z represents the number of bits in each element. Words are continuously read from and written back into the RAM. Before being written back, each word is modified by removing a z-bit portion from one end and appending a z-bit portion representing new information to the other end. The shift-register architecture disclosed is particularly suited for implementation on very-large-scale integrated circuits together with the FIR filter circuits.

REFERENCES:
patent: 3872290 (1975-03-01), Crooke et al.
patent: 4025772 (1977-05-01), Constant
patent: 4691293 (1987-09-01), Conboy
patent: 4766561 (1988-08-01), Thompson et al.
patent: 4777612 (1988-10-01), Tomimitsu
patent: 4791596 (1988-12-01), Harbich
patent: 5047972 (1991-09-01), Wada

Affiliated with

Also associated with

Rating

Digital shift register using random access memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital shift register using random access memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital shift register using random access memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1195675