Patent
1995-08-03
1998-08-04
Voeltz, Emanuel Todd
395709, 395804, 395805, 395806, 395807, 395808, 395809, G06F 1516, G06F 1716
Patent
active
057908540
ABSTRACT:
A computer-implemented method is provided for compiling software code that performs nested conditional constructs in vector data processors (10). A vector bit stack (128) to record which processing elements (16) were activated and which processing elements were deactivated during execution of a nested conditional construct. Subsequently, when an end of a first nested conditional construct is encountered, a state of the processing elements at a point in time in which the first nested conditional construct was initiated may be popped off of the vector bit stack and a second conditional construct or any other operation may be executed. Therefore, conditional constructs may be executed while ensuring the proper state of the processing elements. The compiler program effectively utilizes the vector bit stack to store prior states of each of the processing elements of the vector data processor such that the processing elements may be efficiently restored to a correct intermediate value.
REFERENCES:
patent: 3287703 (1966-11-01), Slotnick
patent: 3796992 (1974-03-01), Nakamura et al.
patent: 4463445 (1984-07-01), Grimes
patent: 4470112 (1984-09-01), Dimmick
patent: 4488218 (1984-12-01), Grimes
patent: 4809169 (1989-02-01), Sfarti et al.
patent: 5043867 (1991-08-01), Bhandarkar et al.
patent: 5045995 (1991-09-01), Levinthal et al.
patent: 5067095 (1991-11-01), Peterson et al.
patent: 5073867 (1991-12-01), Murphy et al.
patent: 5083285 (1992-01-01), Shima et al.
patent: 5086405 (1992-02-01), Chung et al.
patent: 5140523 (1992-08-01), Frankel et al.
patent: 5140530 (1992-08-01), Guha et al.
patent: 5140670 (1992-08-01), Chua et al.
patent: 5146420 (1992-09-01), Vassiliadis et al.
patent: 5148515 (1992-09-01), Vassiliadis et al.
patent: 5150327 (1992-09-01), Matsushima et al.
patent: 5150328 (1992-09-01), Aichelmann, Jr.
patent: 5151874 (1992-09-01), Jeong et al.
patent: 5151971 (1992-09-01), Jousselin et al.
patent: 5152000 (1992-09-01), Hillis
patent: 5155389 (1992-10-01), Furtek
patent: 5155699 (1992-10-01), Chung et al.
patent: 5165009 (1992-11-01), Watanabe et al.
patent: 5165010 (1992-11-01), Masuda et al.
patent: 5167008 (1992-11-01), Engeler
patent: 5168573 (1992-12-01), Fossum et al.
patent: 5175858 (1992-12-01), Hammerstrom
patent: 5182794 (1993-01-01), Gasperi et al.
patent: 5197030 (1993-03-01), Akaogi et al.
patent: 5197130 (1993-03-01), Chen et al.
patent: 5208900 (1993-05-01), Gardner
patent: 5600811 (1997-02-01), Spielman et al.
patent: 5604913 (1997-02-01), Koyanagi et al.
patent: 5623650 (1997-04-01), Beard et al.
patent: 5664134 (1997-09-01), Gallup et al.
patent: 5706488 (1998-01-01), Gallup et al.
patent: 5717947 (1998-02-01), Gallup et al.
Barnes et al. "The ILLIAC IV Computer", IEEE Trans. on Computers, vol. C-17, No. 8, pp. 746-757., Aug. 1968.
Kuck "ILLIAC IV Software and Application Programming" IEEE Trans. on Computers, vol. C-17, No. 8, pp. 758-770., Aug. 1968.
McIntyre "An introduction to the ILLIAC IV computer" from Datamation Magazine, pp. 60-67., Apr. 1970.
Stone, et al. "Introduction to computer architecture--SIMD computers" Science Research Associates, Inc., pp. 327-355., 1975.
Hayes et al. "A Microprocessor-based Hypercube Supercomputer", IEEE Micro, pp. 6-17., 1986.
Wawrzynek, et al. "The Design of a Neuro-Microprocessor", IEEE Trans. on Neural Networks, vol. 4, No. 3, pp. 394-399., May 1993.
Hammerstrom "A VLSI architecture for high-performance, low-cost, on-chip learning" from Adaptive Solutions, Inc., Sect. 1-5., Feb. 28, 1990.
"CNAPS--1064 Digital Neural Processor" published by Adaptive Solutions, Inc. pp. 1-8.
"The Design of a Neuro-Microprocessor", published in IEEE Transactions on Neural Networks, on May 1993, vol. 4, No. 3, ISSN 1045-9227, pp. 394 through 399.
"ILLIAC IV Systems Characteristics and Programming Manual" published by Burroughs Corp. on Jun. 30, 1970, IL4-PM1, Charge No. 1.
"Neural Networks Primer Part I" published in Al Expert in Dec. 1987 and written by Maureen Caudill, pp. 46 through 52.
"Neural Networks Part II" published in Al Expert in Feb. 1988 and written by Maureen Caudill, pp. 55 through 61.
"Neural Networks Primer Part III" published in Al Expert in Jun. 1988 and written by Maureen Caudill, pp. 53 through 59.
"Neural Networks Primer Part IV" published in Al Expert in Aug. 1988 and written by Maureen Caudill, pp. 61 through 67.
"Neural Networks Primer Part V" published in Al Expert in Nov. 1988 and written by Maureen Caudill, pp. 57 through 65.
"Neural Networks Primer Part VI" published in Al Expert in Feb. 1988 and written by Maureen Caudill, pp. 61 through 67.
U.S. application No. 07/600,982, Pettijohn, filed May 5, 1993.
"Neural Networks Primer Part VII" published in Al Expert in May 1989 and written by Maureen Caudill, pp. 51 through 58.
"Neural Networks Primer Part VIII" published in Al Expert in Aug. 1989 and written by Maureen Caudill, pp. 61 through 67.
"Fast Spheres,Shadows,Textures,Transparencies, and Image Enhancements in Pixel Planes" by H. Fuchs et al. and published in Computer Graphics, vol. 19, No. 3, Jul. 1985, pp. 111-120.
U.S. application Serial No. 07/600,784 filed Oct. 22, 1990 by Gardner et al.
U.S. application Ser. No. 07/898,189 filed Jun. 12, 1992 by Gardner et al.
"Pixel Planes: Building a VLSI-Based Graphic System" by J. Poulton et al. and published in the proceedings of the 1985 Chapel Hill Conference on VLSI, pp. 35-60.
"Pixel Planes 5: A Heterogeneous Multiprocessor Graphics System Using Processor-Enhanced Memories" by Fuchs et al. and published in Computer Graphics,vol. 23,No. 3,Jul. 1989, pp. 79-88.
"Parallel Processing in Pixel-Planes, a VLSI logic-enhanced memory for raster graphics" by Fuchs et al. published in the proceedings of ICCD' 85 held in Oct., 1985, pp. 193-197.
"Building a 512.times.512 Pixel-Planes System" by J. Poulton et al. and published in Advanced Research in VLSI, Proceedings of the 1987 Stanford Conference, pp. 57-71.
"Coarse-grain & fine-grain parallelism in the next generation Pixel-planes graphic sys." by Fuchs et al. and published in Parallel Processing for Computer Vision and Display, pp. 241-253.
"Pixel Planes: A VLSI-Oriented Design for 3-D Raster Graphics" by H. Fuchs et al. and publ. in the proc. of the 7th Canadian Man-Computer Comm. Conference, pp. 343-347.
"The Torus Routing Chip" published in Journal of Distributed Computing, vol. 1, No. 3, 1986, and written by W. Dally et al. pp. 1-17.
"A Microprocessor-based Hypercube Supercomputer" written by J. Hayes et al. and published in IEEE MICRO in Oct. 1986, pp. 6-17.
"ILLIAC IV Software and Application Programming" written by David. J. Kuck and published in IEEE Transactions on Computers, vol. C-17, No. 8, Aug. 1968, pp. 758-770.
"An Introduction to the ILLIAC IV Computer" written by D. McIntyre and published in Datamation, Apr. 1970, pp. 60-67.
"The ILLIAC IV Computer" written by G. Barnes et al. and published in IEEE Transactions on Computers, vol. C-17, No. 8, Aug. 1968, pp. 746-757.
The ILLIAC IV Computer The First Supercomputer written by R. Michael Hord and published by Computer Science Press, pp. 1-69.
MC68000 8-/16-/32- Bit Microproceesor User's Manual, Eigth Edition, pp. 4-1 through 4-4; 4-8 through 4-12.
MC68020 32-Bit Microprocessor User's Manual, Fourth Edition, pp. 3-12 through 3-23.
Introduction to Computer Architecture written by Harold S. Stone et al. and published by Science Research Associates, Inc. in 1975, pp. 326 through 355.
A VLSI Architecture for High-Performance, Low-Cost, On-chip Learning by D. Hammerstrom for Adaptive Solutions, Inc., Feb. 28, 1990, pp. II-537 through II-544.
"CNAPS-1064 Preliminary Data CNAPS-1064 Digital Neural Processor" published by Adaptive Solutions, Inc. pp. 1-8.
DSP56000/DSP56001 Digital Signal Processor User's Manual, Rev. 1, published by Motorola, Inc. pp. 2-9 through 2-14, 5-1 through 5-21, 7-8 through 7-18.
"M-Structures: Ext. a Parallel, Non-strict, Functional Lang. with State" by Barth et al., Comp. Struct. Group Memo 327 (MIT), Mar. 18, 1991, pp. 1-21.
"A Pipelined, Shared Resource MIMD Computer" by B. Smith et al. and published in the Proceedings of the 1
Gallup, deceased Michael G.
Goke L. Rodney
Huang Yee-Wei
Seaton, Jr. Robert W.
Spielman Jason
Motorola Inc.
Nguyen Cuong H.
Todd Voeltz Emanuel
LandOfFree
Efficient stack utilization for compiling and executing nested i does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient stack utilization for compiling and executing nested i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient stack utilization for compiling and executing nested i will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1189509