Boots – shoes – and leggings
Patent
1977-10-25
1985-06-11
Ruggiero, Joseph F.
Boots, shoes, and leggings
364862, 365 1, 365222, G06J 100
Patent
active
045232903
ABSTRACT:
The present invention is directed to an improved data processor architecture. In a preferred embodiment, this architecture provides a hybrid stored program computer having analog and digital signals, where this architecture utilizes the combination of an integrated circuit analog read only memory, an integrated circuit analog alterable memory, and digital processing logic to achieve a low cost monolithic hybrid data processor. Analog CCD memories are provided for obtaining high capacity storage at low cost. Digital processing is provided for flexibility and capability. Analog to digital converters and digital to analog converters are used for communication between analog and digital portions of the data processor. Adaptive compensation having stored reference signals enhances analog signal precision.
REFERENCES:
patent: 3315235 (1967-04-01), Carnevale et al.
patent: 3355719 (1967-11-01), Fox
patent: 3462742 (1969-08-01), Miller et al.
patent: 3593313 (1971-07-01), Tomaszewski
patent: 3646522 (1972-02-01), Furman
patent: 3654499 (1972-04-01), Smith
patent: 3670313 (1972-06-01), Beausoleil et al.
patent: 3689902 (1972-09-01), Chang et al.
patent: 3701125 (1972-10-01), Chang et al.
patent: 3701132 (1972-10-01), Bonyhard et al.
patent: 3702988 (1972-11-01), Haney
patent: 3787852 (1974-01-01), Puckette
patent: 3797002 (1974-03-01), Brown
patent: 3810126 (1974-05-01), Butler et al.
patent: 3857101 (1974-12-01), Puckette et al.
patent: 3859640 (1975-01-01), Eberlein et al.
patent: 3877056 (1975-04-01), Bailey
patent: 3887762 (1975-06-01), Uno et al.
patent: 3903543 (1975-09-01), Smith
patent: 3931510 (1976-01-01), Kmetz
patent: 3941979 (1976-03-01), Cragon
patent: 3947826 (1976-03-01), Bockwoldt
patent: 3950732 (1976-04-01), Chang et al.
patent: 3956624 (1976-05-01), Audaire et al.
patent: 3967263 (1976-06-01), Chang et al.
patent: 4034199 (1977-07-01), Lampe et al.
Wegener-"Appraisal of Charge Transfer Technologies for Peripheral Memory Applications"-CCD Applications Conf., Sep. 1973, pp. 43-54.
Altman-"New MOS Technique Points Way to Junctionless Devices"-Electronics, May 11, 1970, pp. 112-118.
Amelio-"Physics and Applications of Charge-Coupled Devices"-IEEE Intercon.-Mar. 26-30, 1973, pp. 1-6.
Tompsett-"Charge Transfer Devices"-J. Jac. Sci. Technol., vol. 9, No. 4-Jul.-Aug. 1972, pp. 1166-1181.
Carnes et al.-"Charge-Coupled Devices and Applications"-Solid State Technology-Apr. 1974-pp. 67-77.
Keshavan et al-"Nonvolatile Charge Storage Cell for Random-Access Memory Applications"-IBM Tech. Dis. Bull.; Feb. 1974-pp. 2806, 2807.
Fischler et al.-"Non-volatile Charge-Coupled Memory"-IBM Technical Disclosure Bull.-Red. vol. 15, No. 3-Aug. 1972-pp. 741, 742.
Electronics Review, "Japanese Develop Non-Destructive Analog Semiconductor Memory"-Electronics, Jul. 11, 1974, pp. 29-30.
White et al.-"CCD and MNOS Devices for Programmable Analog Signal Processing and Digital Nonvolatile Memory"-IEEE IEDM, Wash., D.C., 1973-pp. 130-134.
Theunissen-"Charge Transfer Devices"-L'onde Electrique-1974-vol. 54, No. 8, pp. 405-413.
Tiemann et al., "Intracell Charge-transfer Structures for Signal Processing", IEEE Trans. on Electron Devices, vol. Ed.-21, No. 5, May 1974, pp. 300-308.
Engeler et al.-"A Surface-charge Random-access Memory System"-IEEE Journal of Solid-State Circuits-vol. SC-7, No. 5, Oct. 1972-pp. 330-335.
Boonstra et al.-"Analog Functions Fit Neatly Onto Charge Transport Chips"-Electronics-Feb. 28, 1972, pp. 64-71.
Altman-"The New Concept for Memory and Imaging: Charge Coupling", Electronics-Jun. 21, 1971-pp. 50-59.
Boysel; "Adder On A Chip: LSI Helps Reduce Cost Of Small Machine"; Electronics, Mar. 18, 1968, pp. 119-124.
Hopkins: "Electronic Navigator Charts Man's Path To The Moon", Electronics; Jan. 9, 1967, pp. 109-118.
Levy et al; "System Utilization of Large Scale Integration", IEEE Transactions on Computers, Oct. 1967.
Beelitz et al; "System Architecture for Large Scale Integration"; AFIPS Conference Proceedings; Nov. 1967.
"Compressed Refresh System for Use With CRT Image Display"; Chesarek; IBM Technical Disclosure Bulletin; vol. 20; No. 5; Oct. 1977.
"Analog Capacitance ROM With IGFET Bucket-Brigade Shift Register", Brunn et al; IEEE Journal of Solid State Circuits; vol. SC-10; No. 1, pp. 55-59; Feb. 1975.
"A Nonvolatile Charge-Addressed Memory"; White et al; IEEE Journal of Solid State Circuits; vol. SC-10; No. 5; pp. 281-287; Oct. 1975.
"A BYTE Organized NMOS/CCD Memory With Dynamic Refresh Logic"; Varshney et al; IEEE Transactions on Electron Devices, vol. ED-23; No. 2, pp. 86-92; Feb. 1976.
Hyatt Gilbert P.
Ruggiero Joseph F.
LandOfFree
Data processor architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processor architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1187044