Semiconductor memory testing apparatus

Details Semiconductor memory testing apparatus Semiconductor memory testing apparatus

1997-03-28

1998-08-04

Canney, Vincent P.

Excavating

G06F 1160

Patent

active

057905592

ABSTRACT:
A memory unit for storing failure data of a semiconductor memory under test comprises a plurality of interleaved DRAMs. A buffer memory temporarily stores failure data to be stored into the DRAMs and addresses thereof. The DRAMs are associated respectively with storage controllers which store failure addresses whose row addresses correspond to the DRAMs, among inputted failure addresses, into buffer memories associated respectively with the DRAMs. Write controllers are associated respectively with the DRAMs, for reading the failure data from the buffer memories and writing the failure data into the DRAMs in a high-speed write mode.

REFERENCES:
patent: 5266894 (1993-11-01), Takagi et al.
patent: 5703823 (1997-12-01), Douse et al.

Affiliated with

Also associated with

Rating

Semiconductor memory testing apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory testing apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory testing apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1185994