ASIC chip for implementing a scaleable multicast ATM switch

Details ASIC chip for implementing a scaleable multicast ATM switch ASIC chip for implementing a scaleable multicast ATM switch

1996-01-29

1998-08-04

Kizou, Hassan

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

370398, H04L 1256

Patent

active

057905398

ABSTRACT:
An application specific integrated circuit (or "ASIC") chip for building a scaleable, multicast, asynchronous transfer mode (or "ATM") switch having on the order of 100 to a few thousand input and output ports. The ATM switch has a regular structure and may be easily expanded. Furthermore, the ATM switch permits synchronization for data and clock signals to be relaxed. Moreover, the switch system may be built using economic CMOS technology. The switch fabric of the ASIC chip can handle high line rates, supports multicasing functionality, and permits output groups to be flexibly altered. The ASIC chips may be arranged in an array thereby permitted the switch size to be scaled.

REFERENCES:
patent: 5016245 (1991-05-01), Lobjinski et al.
patent: 5499239 (1996-03-01), Munter
patent: 5583861 (1996-12-01), Holden
patent: 5602844 (1997-02-01), Lyles

Affiliated with

Also associated with

Rating

ASIC chip for implementing a scaleable multicast ATM switch does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with ASIC chip for implementing a scaleable multicast ATM switch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ASIC chip for implementing a scaleable multicast ATM switch will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1185812