Apparatus and method for logic optimization by redundancy additi

Details Apparatus and method for logic optimization by redundancy additi Apparatus and method for logic optimization by redundancy additi

1994-04-22

1996-12-24

Teska, Kevin J.

Boots, shoes, and leggings

364488, G06F 1750

Patent

active

055879195

ABSTRACT:
A method is disclosed for optimizing a digital logic network through the iterative addition and removal of redundant connections. Redundancy testing is performed on connections absolutely dominated by the node of the network being optimized to find redundant connections and connections that can be added to the network which would create more redundant connections elsewhere in the network which may under appropriate conditions be removed to simplify the network. Application of the redundancy addition and removal network optimization technique to selected connections in a network improves the cost efficiency of network optimization because a network is optimized by the consideration of a reduced number of candidate connections for addition.

REFERENCES:
patent: 4703435 (1987-10-01), Darringer et al.
patent: 4816999 (1989-03-01), Berman et al.
patent: 4882690 (1989-11-01), Shinsha et al.
patent: 5003487 (1991-03-01), Drumm et al.
patent: 5029102 (1991-07-01), Drumm et al.
patent: 5146583 (1992-09-01), Matsunaka et al.
patent: 5159682 (1992-10-01), Toyonaga et al.
patent: 5243538 (1993-09-01), Okuzawa et al.
patent: 5257201 (1993-10-01), Berman et al.
patent: 5461574 (1995-10-01), Matsunaga et al.
Brayton et al., "Multilevel Logic Synthesis", IEEE, vol. 78, No. 2, Feb. 90, pp. 264-300.
Augustin et al., "Verification of VHDL Design Using VAL", IEEE, 1988, pp. 48-53.
Sheldon B. Akers, "Binary Decision Diagrams," IEEE, 1978, pp. 509-516.
Bostick, D. et al. "The Boulder Optimal Logic Design System," Proc. of Int'l Conf. on CAD, Nov. 1987, pp. 62-65.
Cheng, K.-T. and Entrena, Luis A., "Multi-Level Logic Optimization by Redundancy Addition and Removal," Proc. European Conf. on Design Automation (EDAC-93), Feb. 1993, pp. 373-377.
Entrena, Luis A. and Cheng, K.-T., "Sequential Logic Optimization by Redundancy Addition and Removal," Proc. of Int'l Conf. on CAD, 1993, pp. 310-315.
Cho et al., "Redundancy Identification and Removal based on Implicit State Enumeration," IEEE, pp. 77-80.

Affiliated with

Also associated with

Rating

Apparatus and method for logic optimization by redundancy additi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for logic optimization by redundancy additi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for logic optimization by redundancy additi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1183117