Method to partition clock sinks into nets

Details Method to partition clock sinks into nets Method to partition clock sinks into nets

1996-08-14

1999-10-05

Teska, Kevin J.

39550007, G06F 1750

Patent

active

059637285

ABSTRACT:
A method of designing the clocking circuitry of an integrated circuit chip. The load sinks are assigned to clock nets, each clock net having less then a maximum load. The first step is selecting a pair of clock nets for improvement. Next, a subset of the load sinks of the pair of clock nets are assigned to each clock net. Thereafter, the unassigned load sinks are assigned in all possible combinations to each of the pair of clock nets. A penalty function for each load sink assignment, and the assignment having the best penalty function is kept.

REFERENCES:
patent: 4495559 (1985-01-01), Gelatt, Jr. et al.
patent: 4615011 (1986-09-01), Linsker
patent: 4713773 (1987-12-01), Cooper et al.
patent: 4860322 (1989-08-01), Lloyd
patent: 5077676 (1991-12-01), Johnson et al.
patent: 5109168 (1992-04-01), Rusu
patent: 5159682 (1992-10-01), Toyonaga et al.
patent: 5164907 (1992-11-01), Yabe
patent: 5210700 (1993-05-01), Tom
patent: 5218551 (1993-06-01), Agrawal et al.
patent: 5235521 (1993-08-01), Johnson et al.
patent: 5272729 (1993-12-01), Bechade et al.
patent: 5308798 (1994-05-01), Brasen et al.
patent: 5339253 (1994-08-01), Carrig et al.
patent: 5349536 (1994-09-01), Ashtaputre et al.
patent: 5361214 (1994-11-01), Aoki
patent: 5397749 (1995-03-01), Igarashi
patent: 5402356 (1995-03-01), Schaefer et al.
patent: 5410491 (1995-04-01), Minami
patent: 5428764 (1995-06-01), Maskas
patent: 5469366 (1995-11-01), Yang et al.
patent: 5519351 (1996-05-01), Matsumoto
patent: 5555188 (1996-09-01), Chakradhar
patent: 5636372 (1997-06-01), Hathaway et al.
patent: 5638291 (1997-06-01), Li et al.
patent: 5644499 (1997-07-01), Ishii
IEEE Transaction on Computer-Aided Design, Vo. CAD-2, No. 4, Oct. 1983, "Global Wiring by Simulated Annealing", Mario P. Vecchi, pp. 215-222.
Science, May 13, 1983, vol. 220, No. 4598, "Optimization by Simulated Annealing", S Kirkpatrick et al., pp. 671-680.
IEEE Transactions on Computer-Aided Design, vol. CAD-6, No. 2, Mar. 1987, "Thermodynamic Optimization of Block Placement", Patrick Siarry et al., pp. 211-221.
IBM TDB, vol. 33, No. 8, Jan. 1991, "Method for Optimizing Clock Trees on VLSI Chips", pp. 288-291.
IBM Research Disclosure n299, Mar. 1989, Method to Achieve Equal Capacitance on a Group of Nets During Circuit Layout and Placement, no pg. #s.
"A Combined Heirarchal Placement Algorithm" by Shin, Kim . . . No. 1063-6757/93 pp. 164-169, 1993.
"An Algorithm for the Place-and-Route problem in the layout of analog circuits" by Prieto, Quintana . . . pp. 491-494, 1994.
"Analytic Annealing for Macrocell Placement Optimization" by Mir and Inam from Computers Elect. Engng Vol. 22 No. 2, pp. 169-177, 1996 Elseiver Science Ltd.
"Using Simulated Annealing to Solve Routing & Location Problems" by Golden & Skiscim Naval Research Logistics Quarterly vol.33, pp. 261-279,(1986).
"Optimization by Simulated Annealing: Quantitative Studies" by Kirkpatrick Journal of Statistical Physics, vol. 34, Nos5/6,1984,pp. 975-987.
"Geographical Data Sturctures Compared A Query". . . by Rosenberg IEEE Trans on Computer-Aided Design vol. CAD-4 No. 1, Jan. 85,pp. 53-67.
"Performance-Driven Clock Net Routing" by Chou & Cheng USC San Diego pp. 429-435, no date.
"Parallel Implementation of Simulated Annealing Using Tansaction Processing". . . by Pao City Polytechnic of Hong Kong pp. 72-76, no date.
"Clock System Design of High Speed Integrated Circuits" by Narayan, Electronic Engineering Oct., 1994, pp. 39-42.
"An Exact Zero-Skew Clock Routing Algorithm" by Tsay, IEEE Trans on Computer-Aided Design vol. 12, No. 2, Feb. 1993, pp. 242-249.
"Zero-Skew Clock Routing Trees With Minimum Wirelengh" by Boese & Kahng 0-7803-0768-Feb. 1992 IEEE,pp. 17-21, 1992.
Research Report RC11323 (#51009) Aug. 16, 1985 Mathematics by Solla, Sorkin, & White "Configuration Space Analysis for Optimization Problems," 11 pages.
Research Report RC 10661 (#47856) Aug. 6, 1984 Computer Science by White, "Concepts of Scale in Stimulate Annealing," 10 pages.
Research Report RC10258 (#45648) Nov. 17, 1983 Computer Science, by Kirkpatrick, "Optimization by Simulated Annealing". . . 15 pages.
Research Report RC9555 (#42209) Sep. 1, 1982 Computer Science/Engineering Tech by Vecchi & Kirkpatrick,"Global Wiring by Simulate Annealing" 19 pages.
Research Report RC9355 (#41093) Apr. 2, 1982 Computer Science/Engineering Technology by Kirkpatrick, Gelatt & Vecchi Optimization by"Simulated Annealing" 48 pages.
Research Report RC16244 (#72119) Nov. 1, 1990 Computer Science by Tsay,"An analytic net weighting approach for performance optimization". . . 12 pages.
"SAGA: A unification of the Genetic Algorithm". . . by Ebensen & Mazumder 0-8186-4990-91-94, 1994 IEEE, pp. 211-214.

Affiliated with

Also associated with

Rating

Method to partition clock sinks into nets does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method to partition clock sinks into nets, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to partition clock sinks into nets will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1181587