Patent
1996-12-27
1999-10-05
Coleman, Eric
395841, G06F 300
Patent
active
059637218
ABSTRACT:
A microprocessor-based data processing system (2) in which asynchronous bus transactions are performed is disclosed. The disclosed embodiments include one or more microprocessors (5) of the x86-architecture type, compatible with the P54C bus protocol, preferably Pentium-compatible microprocessors, as the central processing units (CPUs) of the system. A CPU (5.sub.r) requests an asynchronous bus transaction, in a first disclosed embodiment, by presenting a combination of control signals that is unused in conventional x86-architecture systems; the controller chipset (27) determines whether the transaction may be performed in an asynchronous manner, and later returns an acknowledge or non-acknowledge code to the requesting CPU (5.sub.r). The microprocessors (5) include certain pins, in this first embodiment, corresponding to conventional Pentium-compatible output pins but which now have receiver circuitry for receiving the acknowledge and non-acknowledge codes, along with the transaction identifier. If the transaction is accepted as asynchronous, the identifier is used to later identify the transaction when access is granted. A second disclosed embodiment provides an immediate indication of the acceptability of the requested transaction as of the asynchronous type, so that unacceptable transactions may be immediately processed in synchronous fashion. A third disclosed embodiment uses an additional terminal to indicate the acknowledge or non-acknowledge response.
REFERENCES:
patent: 5228134 (1993-07-01), MacWilliams
patent: 5276852 (1994-01-01), Callander
patent: 5293603 (1994-03-01), MacWilliams
patent: 5319766 (1994-06-01), Thaller
patent: 5440754 (1995-08-01), Goeppel
patent: 5450551 (1995-09-01), Amini
patent: 5517624 (1996-05-01), Landry
patent: 5555381 (1996-09-01), Ludwig
patent: 5592685 (1997-01-01), Pawlowski
patent: 5604875 (1997-02-01), Munce
patent: 5745732 (1998-04-01), Cherukuri
Chen Ian
Milhaupt Robert W.
Shiell Jonathan H.
Coleman Eric
Donaldson Richard L.
Lake Rebecca Mapstone
Texas Instruments Incorporated
LandOfFree
Microprocessor system with capability for asynchronous bus trans does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor system with capability for asynchronous bus trans, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor system with capability for asynchronous bus trans will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1181444