Register file for bit slice processor with simultaneous accessin

Details Register file for bit slice processor with simultaneous accessin Register file for bit slice processor with simultaneous accessin

1986-03-28

1992-11-17

Lee, Thomas

Boots, shoes, and leggings

36492371, 3649235, 36423951, 364247, 395425, G06F 1200

Patent

active

051650398

ABSTRACT:
A register file for a bit slice ALU includes a static RAM array (86) which is addressable by two input read addresses. The addresses decoded by decoders (104) and (106) for input to the array (86). The array (86) simultaneously outputs two data words in response to two read addresses to sense amps (94) and (98). Data can be written into the memory by storing it in a data latch (100) and addressing it with a separate write address. The separate write address is latched in a write address (108) which is enabled on the rising clock edge by control circuit (114).

REFERENCES:
patent: 3643236 (1972-02-01), Kolankowsky
patent: 4032895 (1977-06-01), Lanza et al.
patent: 4130900 (1978-12-01), Watanabe
patent: 4150441 (1979-04-01), Ando
patent: 4224676 (1980-09-01), Appelt
patent: 4380046 (1983-04-01), Fung
patent: 4393468 (1983-07-01), New
patent: 4405992 (1983-09-01), Blau et al.
patent: 4442498 (1984-04-01), Rosen
patent: 4449201 (1984-05-01), Clark
patent: 4467444 (1984-08-01), Harmon, Jr. et al.
patent: 4468748 (1984-08-01), Blau et al.
patent: 4476523 (1984-10-01), Beauchamp
patent: 4488264 (1984-12-01), Dshkunian
patent: 4502115 (1985-02-01), Eguchi
patent: 4507759 (1985-03-01), Yasui
patent: 4528641 (1985-07-01), Burrows
patent: 4554645 (1985-11-01), Furman
patent: 4561072 (1985-12-01), Arakawa
patent: 4569036 (1986-02-01), Fujii
patent: 4610004 (1986-09-01), Moller et al.
patent: 4630230 (1986-12-01), Sundet
patent: 4651308 (1987-03-01), Sato
patent: 4656610 (1987-04-01), Yoshida
patent: 4656614 (1987-04-01), Suzuki
patent: 4660181 (1987-04-01), Saito et al.
patent: 4663741 (1987-05-01), Reinschmidt
patent: 4683555 (1987-07-01), Pinkham
patent: 4697248 (1987-09-01), Shirota
patent: 4701889 (1987-10-01), Ando
patent: 4719596 (1988-01-01), Bernstein
patent: 4719602 (1988-01-01), Hag et al.
patent: 4729119 (1988-03-01), Dennison et al.
patent: 4731761 (1988-03-01), Kobayashi
patent: 4750154 (1988-06-01), Lefsky
patent: 4752913 (1988-06-01), Chan et al.
patent: 4773049 (1988-09-01), Takemae
patent: 4789960 (1988-12-01), Willis
patent: 4802135 (1989-01-01), Shinoda
patent: 4811269 (1989-03-01), Hirose
patent: 4897816 (1990-01-01), Kogan
patent: 4910700 (1990-03-01), Hartley
"32-Bit Supermini Built with Bit-Slice IC Family", by Jeff Niehaus, Electronic Design, May 12, 1983.
"Chip Set Eases Bit-Slice Design While Tackling Video-Speed Processing", by Jeff Niehaus et al., Electronics, Oct. 20, 1983, pp. 133-138.
"Advanced Schottky 8-Bit-Slice Processor Components", Product Preview Pamphlet, Texas Instruments Incorporated, 1982.
"Digital System Design with LSI Bit-Slice Logic", by Glenford J. Myers, (Pub. J. Wiley and Sons, Inc.), 1980, pp. 48-57; 65-77; 79-82; 86-91; 100-105; 113-119; and 124-127.

Affiliated with

Also associated with

Rating

Register file for bit slice processor with simultaneous accessin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Register file for bit slice processor with simultaneous accessin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register file for bit slice processor with simultaneous accessin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1178483