Boots – shoes – and leggings
Patent
1991-10-15
1992-11-17
Kriess, Kevin A.
Boots, shoes, and leggings
364DIG2, 3649261, 3649236, 364939, 3649391, 3649397, 3649218, 36496421, 364947, 3649477, 3649371, 3649378, G06F 738
Patent
active
051650347
ABSTRACT:
A logic circuit comprises an input register for holding data to be computed, a computation circuit for computationally processing the data inputted from the input register to output the computationally processed result, and an output register for holding the computationally processed result outputted from the computation circuit, characterized in that the computation circuit includes computational data pass device for passing input data therethrough as it is without applying computation processing thereto, thus permitting data held in the input register to pass through the computation circuit and be inputted to the output register as it is. By simply varying the control inputs to the register and the computation circuit, it is possible to read data from an arbitrary register or write it thereinto. This easily gives a test without practically increasing an amount of wiring. Random access to each register can be performed without newly providing data bus or selector in a circuit in which registers and arithmetic and logic means are mixedly provided.
REFERENCES:
patent: 3319228 (1967-05-01), Apple
patent: 3751650 (1973-08-01), Koehn
patent: 3771141 (1973-11-01), Culler
patent: 3919694 (1975-11-01), Tung
patent: 4078251 (1978-03-01), Hamilton
patent: 4133028 (1979-01-01), Bernstein
patent: 4344131 (1982-08-01), Girard
patent: 4435765 (1984-03-01), Uchida et al.
patent: 4463441 (1984-07-01), Kassabov et al.
patent: 4467444 (1984-08-01), Harmon, Jr. et al.
patent: 4528625 (1985-07-01), McDonough et al.
patent: 4559608 (1985-12-01), Young et al.
patent: 4685077 (1987-08-01), Loo
patent: 4785393 (1988-11-01), Chu et al.
J. E. Thornton, "Design of a Computer the Control Data 6600", 1970, pp. 60-63, Scott, Foresman and Company, Glenview, US.
Sugai et al., "VLSI Processor for Image Processing", Proceedings of the IEEE, vol. 75, No. 9, Sep. 1987, pp. 1160-1166.
Kanuma et al., "WPM 9.5: A 20 MHz 32b Pipelined CMOS Image Processor", Session IX: Sensors and Interface Electronics, IEEE International Solid-State Circuits Conference, Feb. 1986, pp. 102-103 & 320.
Kabushiki Kaisha Toshiba
Kriess Kevin A.
LandOfFree
Logic circuit including input and output registers with data byp does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic circuit including input and output registers with data byp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuit including input and output registers with data byp will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1178426