Boots – shoes – and leggings
Patent
1981-03-17
1984-08-14
Springborn, Harvey E.
Boots, shoes, and leggings
G06F 300, G06F 1300
Patent
active
044660553
ABSTRACT:
In an information processing system in which an arithmetic control unit is formed on one chip by very large scale integration and is connected to external devices by a common bus, microinstructions from an externally-connected control memory, memory information output from an external main memory and information output from I/O devices, can be received by the arithmetic control unit on the common bus. An external setting signal for selecting whether the instruction system of the arithmetic control unit is to be enabled or disabled is input to the arithmetic control unit on the common bus simultaneously with the fetching of a microinstruction. A bus width setting signal from an I/O device is also input to the arithmetic control unit on the common bus simultaneously with the fetching of a microinstruction, and the CPU determines whether the data width of an I/O device is 8 bits or 16 bits. An interruption signal from an I/O device and a signal indicating an abnormal condition of a power source, for example, may be input to the arithmetic control unit from external devices on the common bus as part of a group of external signals occupying only a portion of the common bus simultaneously with the fetching of a microinstruction on the remaining portion of the common bus. When exchanging a plurality of kinds of data with different phases between the arithmetic control unit and external devices on the common bus, an external status signal unique to each phase is input to the arithmetic control unit on a common signal line in synchronism with each phase.
REFERENCES:
patent: Re30671 (1981-07-01), Poland
patent: 4035777 (1977-07-01), Moreton
patent: 4050058 (1977-09-01), Garlic
patent: 4085448 (1978-04-01), Kogge
patent: 4087854 (1978-05-01), Kinoshita
patent: 4152762 (1979-05-01), Bird et al.
patent: 4217638 (1980-08-01), Namimoto
patent: 4250547 (1981-02-01), Matsumoto
patent: 4268901 (1981-05-01), Subrizi
patent: 4270184 (1981-05-01), Shimokawa
patent: 4271466 (1981-06-01), Yamamoto
patent: 4287563 (1981-09-01), Huston, Jr.
patent: 4315308 (1982-02-01), Jackson
patent: 4317171 (1982-02-01), Maejima
patent: 4337510 (1982-06-01), Maezumi
IBM Technical Disclosure Bulletin, vol. 21, No. 9, Feb. 1979, New York Rivero: "Multiple Master Simultaneous Use of a Common Bus by Space Separation", pp. 3621-3622.
Electronics, vol. 53, No. 22, Oct. 1980, New York, Cohen: "The Power is With a new 16-bit SOS Microprocessor", pp. 75-76.
Microprocessors & Microsystems, vol. 3, No. 10, Dec. 1979, Whitworth: "Designing Flexibility into Memory Systems", pp. 435-441.
IBM Technical Disclosure Bulletin, vol. 20, No. 2, Jul. 1977, Kerrigan et al.: "Sequence-Distributed ROS Control", p. 621.
IBM Technical Disclosure Bulletin, vol. 20, No. 9, Feb. 1978, Holtz et al.: "Control Store Exception Array", pp. 3610-3611.
Electronics, vol. 47, No. 8, Apr. 1974 Shima: "In Switch to n-MOS Microprocessor gets a 2-uS Cycle Time", pp. 95-100.
Kinoshita Tsuneo
Sato Fumitaka
Yamazaki Isamu
Springborn Harvey E.
Tokyo Shibaura Denki Kabushiki Kaisha
LandOfFree
Information processing system including a one-chip arithmetic co does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Information processing system including a one-chip arithmetic co, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Information processing system including a one-chip arithmetic co will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-117114