Wafer-scale integrated circuits

Static information storage and retrieval – Plural shift register memory devices

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365174, 365220, 377 64, 377 77, G11C 700, G11C 1900

Patent

active

044930550

ABSTRACT:
A wafer-scale integrated circuit wherein a plurality of memory cells on a wafer are connectable from a port to form a chain memory looping away from and back to the port by means of a serial connection of forward moving data registers and a serial connection of backward moving data registers between cells, has a reduced risk of any individual, otherwise functional cell being non-functional as a result of a failure elsewhere on the wafer of an associated global signal line by achieving a reduction in the numbers of global lines by providing the clock signal for controlling the shifting of data in the registers between the cells in parallel with the data, the inter-cell clock operating a multiple clock pulse generator in each cell.

REFERENCES:
patent: 3913072 (1975-10-01), Catt
patent: 3972031 (1976-07-01), Riemenschneider et al.
patent: 4229699 (1980-10-01), Frissell

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Wafer-scale integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Wafer-scale integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wafer-scale integrated circuits will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-116689

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.