Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1989-02-03
1990-12-25
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307455, H03K 19092, H03K 19086
Patent
active
049805827
ABSTRACT:
An ECL input buffer is particularly well-suited for use with logic arrays where a large amount of current must be sunk by the row line, for example, when vertical fuse devices are used in an AND array. The input buffer provides means for pulling down the row line such that the entire amount of current sunk by the input buffer from the row line need not pass through a current source, thereby minimizing current consumption of the input buffer. A pull down current source is used which causes a pull down transistor to turn on, thereby pulling down the row line while requiring only the base current of the pull down transistor to be consumed by the current source. A pull up device is utilized and means are included for insuring that the pull up and pull down devices are not both turned on simultaneously, thereby preventing a current spike through the pull up and pull down means.
REFERENCES:
patent: 4725744 (1988-02-01), Yagyuu et al.
patent: 4841176 (1989-06-01), Millhollan et al.
patent: 4843262 (1989-06-01), Abe
patent: 4864166 (1989-09-01), Gloaguen
Luich Thomas M.
Waller William K.
Caserza Steven F.
Miller Stanley D.
National Semiconductor Corporation
Patch Lee
Roseen Richard
LandOfFree
High speed ECL input buffer for vertical fuse arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed ECL input buffer for vertical fuse arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed ECL input buffer for vertical fuse arrays will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1164926