Method of making a passivated P-N junction in mesa semiconductor

Details Method of making a passivated P-N junction in mesa semiconductor Method of making a passivated P-N junction in mesa semiconductor

1989-06-13

1990-12-25

Hearn, Brian E.

Fishing, trapping, and vermin destroying

437153, 437904, 437952, 437953, 357 56, H01L 2122

Patent

active

049803158

ABSTRACT:
A process for forming a semiconductor device begins by diffusing an N layer having a relatively high concentration into a P wafer having a relatively low concentraton. Next, the wafer is etched to yield a plurality of mesa semiconductor structures, each having a P-N junction intersecting a sidewall of the mesa structure. Then, a layer of oxide is grown on the sidewalls of the mesas, which oxide layer passivates the device. The oxidizing step curves the P-N junction toward the P layer in the vicinity of the oxide layer. Then, the P-N junction is diffused deeper into the P layer with a diffusion front which tends to curve the P-N junction back toward the N layer in the vicinity of the oxide layer. This diffusion is carried out to such an extent as to compensate for the curvature caused by the oxidizing step and thereby substantially flatten the P-N junction. A plurality of successive oxidation/diffusion steps can be undertaken to further flatten the junction adjacent the mesa sidewall. The resultant P-N junction has a greater breakdown voltage in the vicinity of the oxide layer due to the substantial flatness of the P-N junction. The decreased concentration gradient of the linearly graded junction in the vicinity of the oxide layer caused by the oxidizing step increases the breakdown voltage in the vicinity of the oxide layer above the bulk breakdown voltage.

REFERENCES:
patent: 2975080 (1961-03-01), Armstrong
patent: 3082127 (1963-03-01), Lee et al.
patent: 3089794 (1963-05-01), Marinace
patent: 3149395 (1964-09-01), Bray et al.
patent: 3333326 (1967-08-01), Thomas, Jr. et al.
patent: 3377526 (1968-04-01), Beale et al.
patent: 3378915 (1968-04-01), Zenner
patent: 3419442 (1968-12-01), Cockshott
patent: 3432919 (1969-03-01), Rosvold
patent: 3491434 (1970-01-01), Cunningham et al.
patent: 3638301 (1972-02-01), Matsuura
patent: 3663321 (1972-05-01), Hu
patent: 3669773 (1972-06-01), Levi
patent: 3674995 (1972-07-01), Kendall
patent: 3685141 (1972-08-01), Sandera
patent: 3689993 (1972-09-01), Tolar
patent: 3701696 (1972-10-01), Mets
patent: 3706129 (1972-12-01), McCann
patent: 3746587 (1973-07-01), Rosvold
patent: 3767485 (1973-10-01), Sahagun
patent: 3781975 (1974-01-01), Ressel et al.
patent: 3832246 (1974-08-01), Lynch
patent: 3849789 (1974-11-01), Cordes et al.
patent: 3895429 (1975-07-01), Huang et al.
patent: 3903592 (1975-09-01), Heckl
patent: 3954524 (1976-05-01), Lawson
patent: 4007104 (1977-02-01), Summers et al.
patent: 4064620 (1977-12-01), Lee et al.
patent: 4138280 (1979-02-01), Rodov
patent: 4210472 (1980-07-01), Hoffmann et al.
patent: 4373255 (1983-02-01), Goronkin
patent: 4740477 (1988-04-01), Einthoven et al.
"Anisotropic Rectifier and Method for Fabricating Same" by Einthoven et al, Ser. 07/142,737; Div. of U.S. Pat. No. 4,740,477.
"A Substrate Etch Geometry for Near Ideal Breakdown Voltage in p-n Junction Devies" by Victor A. K. Temple and Michael S. Adler.
"VLSI Fabrication Principles", by Ghandhi, S., pp. 570-571.

Affiliated with

Also associated with

Rating

Method of making a passivated P-N junction in mesa semiconductor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making a passivated P-N junction in mesa semiconductor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a passivated P-N junction in mesa semiconductor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1162605