Excavating
Patent
1984-06-18
1986-11-25
Fleming, Michael R.
Excavating
371 21, 371 25, 324 73R, G01R 1512
Patent
active
046253114
ABSTRACT:
A field programmable array logic circuit is described wherein existing sensing circuitry is employed along with circuitry to enable every fuse location to be isolated, so that both a.c. and verification testing takes place under the same conditions, i.e. voltage levels and frequency, which occurs during normal operation of the programmed circuit.
REFERENCES:
patent: 4460982 (1984-07-01), Gee et al.
patent: 4461000 (1984-07-01), Young
patent: 4488267 (1984-12-01), Harrison
patent: 4503387 (1985-03-01), Rutledge et al.
patent: 4503538 (1985-03-01), Fitz
Chan Albert L.
Chan Andrew K.
Fitzpatrick Mark E.
Tsui Cyrus Y.
Fleming Michael R.
Monolithic Memories Inc.
Wigert, Jr. J. William
LandOfFree
Programmable array logic circuit with testing and verification c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable array logic circuit with testing and verification c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable array logic circuit with testing and verification c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1162002