Boots – shoes – and leggings
Patent
1989-12-27
1993-04-13
Lee, Thomas C.
Boots, shoes, and leggings
364DIG1, 3642318, 3642322, 3642448, 3642476, 3642541, 395375, G06F 938, G06F 930
Patent
active
052030024
ABSTRACT:
An improved digital processor mechanism capable of executing a plurality of instructions in absolute parallel. Instructions that execute in parallel are grouped into a multi-instruction word. The processor incorporates a multiport memory for storing multi-instructions, addresses and data, and a plurality of arithmetic and logit units to compute both the write address and write data for each instruction. The multiport memory allows a plurality of instruction operands and a plurality of multi-instructions to be fetched in parallel. In addition, the multiport memory allows a plurality of computer data to be written in parallel. A priority instruction multiplexer selects a next multi-instruction from a plurality of multi-instructions thus allowing each multi-instruction, which may include a plurality of different branch addresses, to execute in a single clock cycle.
REFERENCES:
patent: 3969702 (1976-07-01), Tessera
patent: 4050058 (1977-09-01), Garlic
patent: 4228498 (1980-10-01), Moshier
patent: 4295193 (1981-10-01), Pomerene
patent: 4310879 (1982-01-01), Pandeya
patent: 4314333 (1982-02-01), Shibayama et al.
patent: 4400768 (1983-08-01), Tomlinson
patent: 4435756 (1984-03-01), Potash
patent: 4476525 (1984-10-01), Ishil
patent: 4507728 (1985-03-01), Sakamoto et al.
patent: 4574348 (1986-03-01), Scallon
patent: 4594655 (1986-06-01), Hao et al.
patent: 4613953 (1986-09-01), Bush et al.
patent: 4626989 (1986-12-01), Torii
patent: 4636942 (1987-01-01), Chen et al.
patent: 4654788 (1987-03-01), Boudreau et al.
patent: 4709327 (1987-11-01), Hillis et al.
patent: 4712175 (1987-12-01), Torii et al.
patent: 4734852 (1988-03-01), Johnson et al.
patent: 4740894 (1988-04-01), Lyon
patent: 4752873 (1988-01-01), Shonai et al.
patent: 4766566 (1988-08-01), Chuang
patent: 4774654 (1988-09-01), Pomerene et al.
patent: 4809169 (1989-02-01), Sarti et al.
patent: 4819155 (1989-04-01), Wulf et al.
patent: 4833599 (1989-05-01), Colwell et al.
patent: 4837676 (1989-06-01), Rosman
patent: 4847755 (1989-07-01), Morrison et al.
patent: 4855904 (1989-08-01), Daberkow et al.
patent: 4942525 (1990-07-01), Shintani et al.
patent: 4954947 (1990-09-01), Kuriyama et al.
patent: 4967339 (1990-12-01), Fukumaru et al.
patent: 4989140 (1991-01-01), Nishimukai et al.
Lee Thomas C.
Lim Krisna
LandOfFree
System with a multiport memory and N processing units for concur does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System with a multiport memory and N processing units for concur, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System with a multiport memory and N processing units for concur will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1161605