Patent
1981-08-17
1985-01-08
James, Andrew J.
357 15, 357 20, 357 86, H01L 2948, H01L 2906
Patent
active
044929722
ABSTRACT:
Temperature variation of the input bias current of a monolithic integrated circuit junction field-effect transistor (JFET) is provided by a compensation diode formed concurrently with the JFET in the monolithic integrated circuit. The compensation diode has a first region which is formed concurrently with the channel region of the JFET, and a second region which is formed concurrently with the gate region of the JFET. The areas of the first region and the channel region are equal. In addition, the area of the junction formed by the first and second regions of the compensating diode is equal to the area of the junction formed by the gate and channel regions of the JFET. The first region of the compensation diode is electrically connected to the gate region of the JFET so that reverse leakage current of the compensation diode compensates and tends to cancel the reverse leakage current of the gate-channel junction of the JFET.
REFERENCES:
patent: 3868718 (1975-02-01), Arai
patent: 3971055 (1976-07-01), Arai
patent: 3979764 (1976-09-01), Arai
patent: 4068254 (1978-01-01), Erdi
patent: 4143386 (1979-03-01), Kaiser
patent: 4183036 (1980-01-01), Muller
Carroll J.
Fairbairn David R.
Honeywell Inc.
James Andrew J.
Neils Theodore F.
LandOfFree
JFET Monolithic integrated circuit with input bias current tempe does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with JFET Monolithic integrated circuit with input bias current tempe, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and JFET Monolithic integrated circuit with input bias current tempe will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-115466