Patent
1977-10-14
1979-01-30
James, Andrew J.
357 68, 357 74, 357 80, 29588, H01L 2348, H01L 2944, H01L 2952
Patent
active
041375467
ABSTRACT:
A stamped, 40-lead ceramic dual-in-line package (Cer-Dip) frame is disclosed. Increased usage and lowered costs of large scale, integrated circuits (LSI) for microprocessor and similar applications has created a demand for precision ceramic packaging of the forty-lead dual-in-line type that is adapted for automated chip insertion in high-volume and at a low cost. The present invention meets this need with a stamped lead frame wherein the longest and most fragile leads are held in precise spatial relation by means of break-off tabs. After embedment of the leads on the ceramic substrate with a glass composition, the tabs are broken and removed. Forming, scoring and bending of the tabs are carried out as an integral part of the progressive stamping operation. Lead frames according to the invention replace much more expensive etched parts. The invention may be applied in a variety of packages.
REFERENCES:
patent: 3404319 (1968-10-01), Tsusi et al.
patent: 3665256 (1972-05-01), Goun et al.
patent: 3685137 (1972-08-01), Gardiner
patent: 3751724 (1973-08-01), McGrath et al.
patent: 3783346 (1974-01-01), Schierz
patent: 3930114 (1975-12-01), Hodge
patent: 3986334 (1976-10-01), Harper
patent: 3986335 (1976-10-01), Harper
patent: 4065625 (1977-12-01), Iwai et al.
patent: 4084312 (1978-04-01), Kirk et al.
Burke James J.
James Andrew J.
Plessey Incorporated
LandOfFree
Stamped lead frame for semiconductor packages does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stamped lead frame for semiconductor packages, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stamped lead frame for semiconductor packages will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1153484