Serial communication circuit on an LSI chip and communicating wi

Details Serial communication circuit on an LSI chip and communicating wi Serial communication circuit on an LSI chip and communicating wi

1994-09-19

1996-12-31

Ray, Gopal C.

395800, G06F 1300

Patent

active

055903711

ABSTRACT:
A serial communication circuit which is so configured that the sub CPU SC determines a timing of bit formats with software, specificially, that the sub CPU SC controls a level of each section or an output timing of each signal of one unit to be transmitted of data by writing specific values with software to the specific registers 3, 4, 6, 95 and so on, and also at the time of receiving, the sub CPU SC controls with software a level of each section or a timing of taking in data of each signal of one unit. Thereby, it becomes possible for the serial communication circuit to process protocols of different bit formats only by changing firmware.

REFERENCES:
patent: 4222116 (1980-09-01), Groves
patent: 4667285 (1987-05-01), Suzuki et al.
patent: 4704678 (1987-11-01), May
patent: 4967326 (1990-10-01), May
patent: 5199107 (1993-03-01), Ozawa
patent: 5307464 (1994-04-01), Akao et al.
patent: 5442800 (1995-08-01), Okamura
Intel Corp.: MCS-80/85 Family User's Manual, Oct. 1979, Chapter 2.2.8 (pp. 2-5), Chapter 2.3.8 (pp. 2-19, 2-20), "RIM" instruction, SIM instruction (pp. 5-17, 5-18).

Affiliated with

Also associated with

Rating

Serial communication circuit on an LSI chip and communicating wi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Serial communication circuit on an LSI chip and communicating wi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial communication circuit on an LSI chip and communicating wi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1150390