Multiprocessor communications register providing complete access

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395425, 3642426, 36424291, 3642551, 3642555, 364DIG1, G06F 1314, G06F 1206

Patent

active

052611086

ABSTRACT:
In a multiprocessor system, a communication register is partitioned into groups of word storage locations and one of the groups is further partitioned into subgroups associated respectively with the processors. An access controller accesses any groups of the communication register when a system program is being processed and accesses one of the subgroup when a user program is being processed. A write controller is responsive to a test & set instruction of first occurrence from a common bus for assembling a lock work with a data word, a control field and a counter field containing a variable count. The control field of the lock word is set to a first binary state when it is assembled and reset to a second binary state when deassembled. In response to a load instruction from the common bus, either the data word from the bus or lock word is stored into a specified storage area of a communication register. A read controller reads contents of an addressed location of the communication register onto the common bus in response to a save instruction. Test & set instruction of a subsequent occurrence causes the variable count in the stored lock word to be decremented as long as the control field remains set to the first binary state. When the count reduces to zero, a signal is applied to the common bus indicating the occurrence of a dead lock.

REFERENCES:
patent: 4214304 (1980-07-01), Shimizu et al.
patent: 4308580 (1981-12-01), Ohtaki
patent: 4419724 (1983-12-01), Branigin et al.
patent: 4574350 (1986-03-01), Starr
patent: 4754398 (1988-06-01), Pribnow
patent: 4979105 (1990-12-01), Daly et al.
patent: 4984153 (1991-01-01), Kregness et al.
patent: 4989178 (1991-01-01), Shonaka
patent: 5050070 (1991-09-01), Chastin et al.
patent: 5115499 (1992-05-01), Stiffler et al.
J. Lum IBM Technical disclosure bulletin, vol. 13, No. 12, may 1971, pp. 3799-3800 "Deadlock detection and breaking".

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multiprocessor communications register providing complete access does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiprocessor communications register providing complete access, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor communications register providing complete access will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1150291

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.