Offset voltage compensation circuit

Details Offset voltage compensation circuit Offset voltage compensation circuit

1982-09-30

1985-01-08

Mullins, James B.

Amplifiers

With periodic switching input-output

330 51, 328127, 328162, 328165, H03F 101

Patent

active

044929277

ABSTRACT:
A dual-tone multi-frequency (DTMF) tone generator circuit (10) produces selected frequency row and column tones which are combined to generate a DTMF signal. Key board scan circuits (42, 44) scan a conventional push-button telephone key board to produce row and column input signals. Row and column fundamental rate signals are generated by fundamental counters (48,76) from a reference signal derived from an external crystal (12). Row and column integration rate signals are generated by integrator counters (50,78) also derived from the reference signal. Specialized row and column clock control signals (SLOPE RATE, SLOPE SIGN, AUTO ZERO) are produced by clock generators (58,82). Row and column integrators (64,92) integrate reference signals to produce discrete voltage steps at the rate of the row and column integration rate signals to produce row and column signals made up of a plurality of segments for each cycle of the signal. Each signal segment comprises a plurality of similar voltage steps having amplitude and polarity determined by the specialized row and column clock signals (SLOPE RATE, SLOPE SIGN). The row and column signals are combined in a summer (68) to produce the DTMF signal.

Affiliated with

Also associated with

Rating

Offset voltage compensation circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Offset voltage compensation circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Offset voltage compensation circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-114938