Coded data generation or conversion – Analog to or from digital conversion – Differential encoder and/or decoder
Patent
1989-03-14
1991-02-19
Shoop, Jr., William M.
Coded data generation or conversion
Analog to or from digital conversion
Differential encoder and/or decoder
341172, 375 29, 375 34, H03M 302
Patent
active
049948040
ABSTRACT:
A delta-sigma modulation analog to digital converter for converting an analog input signal to a digital output signal. The converter includes an input circuit for receiving the analog input signal, a clock generator for generating a very high frequency clock signal with first and second phases, a first switching circuit coupled to the input circuit for modulating the analog input signal with the very high frequency clock signal, an integration circuit coupled to the first switching circuit for integrating the modulated input signal and generating a noise signal, a second switching circuit coupled to the integration circuit both for demodulating the integrated modulated input signal and modulating the noise signal with the very high frequency clock signal, a quantizing circuit coupled to the second switching circuit for responsive to the demodulated input signal and the modulated noise signal for generating the digital output signal including a separable portion corresponding to the modulated noise signal and a feedback circuit coupled between the quantizing circuit and the integration circuit both for generating a feedback signal corresponding to the digital output signal and feeding the feedback signal to the integration circuit.
REFERENCES:
patent: 4320519 (1982-03-01), Kelley et al.
patent: 4542354 (1985-09-01), Robinton et al.
patent: 4588981 (1986-05-01), Senn
patent: 4600901 (1986-07-01), Rabaey
patent: 4633223 (1986-12-01), Senderowicz
patent: 4777472 (1988-10-01), Sauer et al.
patent: 4837527 (1989-06-01), Sauer
patent: 4896156 (1990-01-01), Garverick
Boser et al., "Design of a CMOS Second-Order Sigma-Delta Modulator", IEEE ISSCC 88, Session XVII, FAM 17.2, pp. 258-259, Feb. 19, 1988.
Sallaerts et al., "A Single-Chip U-Interface Transceiver for ISDN", IEEE Journal of Solid-State Circuits, vol. SC22, No. 6, pp. 1011-1020, Dec. 1987.
Hsieh et al., "A Low-Noise Chopper-Stablized Differential Switched-Capacitor Filtering Technique", IEEE Journal of Solid-State Circuits, vol. SC-16, No. 6, pp. 708-715, Dec. 1981.
Kabushiki Kaisha Toshiba
Shoop Jr. William M.
Williams H. L.
LandOfFree
Double integration delta-sigma modulation analog to digital conv does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Double integration delta-sigma modulation analog to digital conv, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Double integration delta-sigma modulation analog to digital conv will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1146844