Boots – shoes – and leggings
Patent
1983-06-06
1986-01-07
Thomas, James D.
Boots, shoes, and leggings
365 1, G11C 1908, G06F 1120
Patent
active
045637520
ABSTRACT:
A series/parallel/series shift register memory comprises a substrate on which there are provided storage positions for multivalent data elements. There is provided a redundancy generator for generating one or more redundant code elements on the basis of a group of data elements, said redundant code elements being applied to the series input of the shift register memory later than the associated data elements. The code elements are conducted through parallel-connected storage registers which are shorter than those used for the associated data elements, so that a redundancy reducer receives the redundant code elements from a series output before the associated data elements appear on this series output. The reduction of the storage registers, expressed in periods of the shift drive, can be performed in different ways from a technological point of view.
REFERENCES:
patent: 3950732 (1976-04-01), Chang
patent: 4056812 (1977-11-01), Bobeck
patent: 4073012 (1978-02-01), Ohnigian
patent: 4092734 (1978-05-01), Collins
patent: 4139886 (1979-02-01), White
patent: 4155121 (1979-05-01), Jambotkar
patent: 4349893 (1982-09-01), Wiegman
Harwig Hendrik A.
Pelgrom Marcellinus J. M.
Slob Arie
Slotboom Jan W.
Cannon, Jr. James J.
Haken Jack E.
Munteanu Florin
Thomas James D.
U.S. Philips Corporation
LandOfFree
Series/parallel/series shift register memory comprising redundan does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Series/parallel/series shift register memory comprising redundan, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Series/parallel/series shift register memory comprising redundan will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-114247