Method of manufacturing self-aligned bit-line during EPROM fabri

Details Method of manufacturing self-aligned bit-line during EPROM fabri Method of manufacturing self-aligned bit-line during EPROM fabri

1995-11-27

1996-12-31

Chaudhari, Chandra

Fishing, trapping, and vermin destroying

437192, 437984, H01L 218247

Patent

active

055894135

ABSTRACT:
An EPROM device is provided with self-aligned bit-lines. A tunnel oxide layer is formed on a semiconductor substrate. Blanket layers of doped, polysilicon layer, an interelectrode dielectric layer and a blanket polycide layer are formed over the dielectric layer. A TEOS dielectric layer is formed over the blanket polycide layer and a silicon nitride layer. A self-aligned source and drain etching process forms EPROM gate electrode stacks with trench spaces between the stacks in an array. Source/drain dopant ions are implanted in an MDD N+ process between the stacks forming alternating source and drain regions below the spaces between the sidewalls. Spacer dielectric structures are formed adjacent to the sidewalls over the drain regions leaving narrow drain spaces therebetween and spacer dielectric plugs completely filling the spaces over the source regions. An additional N+ implant is made between the spacers into the drain regions. A blanket BPTEOS dielectric layer is formed over the stacks, spaces and sidewalls. Drain bit-line openings are etched to the drain regions through the blanket dielectric layer and the tunnel oxide layer over the drain regions between the spacers. A barrier metal layer of titanium/titanium nitride is formed over the drain regions. A conductive metal layer in contact with the drain regions through the bit-line openings is etched to form the metal layer leaving the bit-lines across the device and contacting with the drain regions.

REFERENCES:
patent: 5149665 (1992-09-01), Lee
patent: 5204286 (1993-04-01), Doan
patent: 5229311 (1993-07-01), Lai et al.
patent: 5231051 (1993-07-01), Baldi et al.
patent: 5371031 (1994-12-01), Gill et al.
patent: 5405789 (1995-04-01), Dekker et al.
patent: 5447877 (1995-09-01), Sasaki

Affiliated with

Also associated with

Rating

Method of manufacturing self-aligned bit-line during EPROM fabri does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing self-aligned bit-line during EPROM fabri, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing self-aligned bit-line during EPROM fabri will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1141794