Boots – shoes – and leggings
Patent
1976-09-08
1978-06-20
Chapnick, Melvin B.
Boots, shoes, and leggings
G06F 1300
Patent
active
040965716
ABSTRACT:
A system for resolving conflicts among processors for access to a memory to which the processors are connected by a first bus includes a number of logic circuits, one for each processor. Each logic circuit receives a number of inputs to determine when access to the memory can be had for its processor. These inputs include a memory use request made by the processor, a memory availability signal communicated to all the logic circuits over a second bus, and the longest available processor waiting time, communicated to all the logic circuits over a third bus. Each logic circuit compares the longest processor waiting time with its own processor's waiting time, and will connect its processor to the memory when the following conditions coincide: a request for the memory by its processor, a memory availability signal, and one of the following: a longer waiting time for its processor than for any other processor or its processor's waiting time being equal to the longest other waiting time and its processor having a higher rank, different ranks being arbitrarily assigned to the processors to break ties. This system minimizes maximum processor waiting time because no processor can reach the memory twice before another that has in the meantime requested it reaches it once.
REFERENCES:
patent: 3242467 (1966-03-01), Lamy
patent: 3323109 (1967-05-01), Hecht et al.
patent: 3349375 (1967-10-01), Seeber et al.
patent: 3374465 (1968-03-01), Richmond et al.
patent: 3530438 (1970-09-01), Mellen et al.
patent: 3544973 (1970-12-01), Borck, Jr. et al.
patent: 3548382 (1970-12-01), Lichty et al.
patent: 3641505 (1972-02-01), Artz et al.
patent: 3735357 (1973-05-01), Maholick et al.
patent: 3812469 (1974-05-01), Hauck et al.
patent: 3905023 (1975-09-01), Perpiglia
patent: 3916383 (1975-10-01), Malcolm
patent: 4009470 (1977-02-01), Danilenko et al.
Chapnick Melvin B.
Codex Corporation
LandOfFree
System for resolving memory access conflicts among processors an does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for resolving memory access conflicts among processors an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for resolving memory access conflicts among processors an will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1138613