Fishing – trapping – and vermin destroying
Patent
1994-06-08
1995-11-21
Fourson, George
Fishing, trapping, and vermin destroying
148DIG12, 148DIG150, 437 84, H01L 2176
Patent
active
054686741
ABSTRACT:
A method for forming a semiconductor structure having a layer of low minority carrier lifetime and a layer of high minority carrier lifetime comprises the steps of forming a silicon dioxide layer on a layer of low minority carrier lifetime silicon of a silicon-on-sapphire handle wafer and another layer of silicon dioxide on a layer of high minority carrier lifetime silicon of a bulk silicon device wafer. The silicon dioxide layers are placed in contact and annealed to form a bonded structure having an annealed layer of silicon dioxide. The layer of bulk silicon is then thinned. The thinned layer of bulk silicon and the annealed silicon dioxide layer are patterned by photolithography to form mesas of high minority carrier lifetime silicon and to expose regions of low minority carrier lifetime silicon on the bonded structure.
REFERENCES:
patent: 3400309 (1968-09-01), Doo
patent: 4296428 (1981-10-01), Haraszti
patent: 4771016 (1988-09-01), Bajor et al.
patent: 4774196 (1988-09-01), Blanchard
patent: 4888304 (1989-12-01), Nakagawa et al.
patent: 4891329 (1990-01-01), Reisman et al.
patent: 4948748 (1990-08-01), Kidahara et al.
patent: 5013681 (1991-05-01), Godbey et al.
patent: 5024723 (1991-06-01), Goesele et al.
patent: 5034343 (1991-07-01), Rouse et al.
patent: 5110748 (1992-05-01), Sarma
J. B. Lasky, "Wafer Bonding for Silicon-on-Insulator Technologies", Appl. ys. Lett., vol. 48, No. 1, 6 Jan. 1986, pp. 78-80.
C. Harendt, "Silicon-on-Insulator Films Obtained by Etchback of Bonded Wafers", Journal of the Electrochemical Society, vol. 136, No. 10, Oct. 1989, 3547-3548.
Garcia Graham A.
Walker Howard W.
Fendelman Harvey
Fourson George
Kagan Michael A.
The United States of America as represented by the Secretary of
Whitesell Eric James
LandOfFree
Method for forming low and high minority carrier lifetime layers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming low and high minority carrier lifetime layers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming low and high minority carrier lifetime layers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1136684