Fishing – trapping – and vermin destroying
Patent
1994-11-16
1995-11-21
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437228, 437924, 148DIG102, 257757, H01C 218247
Patent
active
054686644
ABSTRACT:
A semiconductor device includes a base layer, a chip region formed on the base layer, a peripheral region which surrounds the chip region on the base layer, and a patterned stacked structure formed on the base layer in both the chip region and the peripheral region. The patterned stacked structure includes a lower layer which is formed on the base layer, an intermediate layer which is formed on the lower layer and an upper layer formed on the intermediate layer. The upper layer and the intermediate layer are aligned to one side surface of the lower layer in at least a part of the chip region. The intermediate layer and the upper layer cover one side surface of the lower layer in at least a part of the peripheral region.
REFERENCES:
patent: 4213139 (1980-07-01), Rao
patent: 4319263 (1982-03-01), Rao
patent: 4517729 (1985-05-01), Batra
patent: 4758529 (1988-07-01), Ipri
patent: 4816885 (1989-03-01), Yoshida et al.
patent: 4821092 (1989-04-01), Noguchi
patent: 4839705 (1989-06-01), Tigelaar et al.
patent: 4861730 (1989-08-01), Hsia et al.
patent: 4886977 (1989-12-01), Gofuku et al.
patent: 4935792 (1990-06-01), Tanaka et al.
patent: 5061654 (1991-10-01), Shimizu et al.
patent: 5158902 (1992-10-01), Hanada
Booth Richard A.
Chaudhuri Olik
Fujitsu Limited
LandOfFree
Method of making semiconductor device with alignment marks does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making semiconductor device with alignment marks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making semiconductor device with alignment marks will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1136555