Microprocessor having register dependent immediate decompression

Details Microprocessor having register dependent immediate decompression Microprocessor having register dependent immediate decompression

1996-05-23

1999-02-02

Lall, Parshotam S.

395386, G06F 934

Patent

active

058676813

ABSTRACT:
A microprocessor is configured to fetch a compressed instruction set which comprises a subset of a corresponding non-compressed instruction set. The compressed instruction set is a variable length instruction set including 16-bit and 32-bit instructions. The 32-bit instructions are coded using an extend opcode, which indicates that the instruction being fetched is an extended (e.g. 32 bit) instruction. The compressed instruction set further includes multiple sets of register mappings from the compressed register fields to the decompressed register fields. Certain select instructions are assigned two opcode encodings, one for each of two mappings of the corresponding register fields. The decompression of the immediate field used for load/store instructions having the global pointer register as a base register is optimized for mixed compressed
on-compressed instruction execution. The immediate field is decompressed into a decompressed immediate field for which the most significant bit is set.

REFERENCES:
patent: 4274138 (1981-06-01), Shimokawa
patent: 4829424 (1989-05-01), Lee
patent: 4839797 (1989-06-01), Katori et al.
patent: 4897787 (1990-01-01), Kawasaki et al.
patent: 4991808 (1991-02-01), Emma et al.
patent: 5050068 (1991-09-01), Dollas et al.
patent: 5101483 (1992-03-01), Tanagawa
patent: 5109495 (1992-04-01), Fite et al.
patent: 5238874 (1993-08-01), Yamada
patent: 5371864 (1994-12-01), Chuang
patent: 5377336 (1994-12-01), Eickemeyer et al.
patent: 5396634 (1995-03-01), Zaidi et al.
patent: 5398327 (1995-03-01), Yoshida
patent: 5404472 (1995-04-01), Kurosawa et al.
patent: 5438668 (1995-08-01), Coon et al.
patent: 5442760 (1995-08-01), Rustad et al.
patent: 5442761 (1995-08-01), Toda et al.
patent: 5442762 (1995-08-01), Kato et al.
patent: 5459847 (1995-10-01), Okamura
patent: 5465377 (1995-11-01), Blaner et al.
patent: 5475853 (1995-12-01), Blaner et al.
patent: 5479621 (1995-12-01), Duranton
patent: 5481684 (1996-01-01), Richter et al.
patent: 5481693 (1996-01-01), Blomgren et al.
patent: 5493687 (1996-02-01), Garg et al.
patent: 5524211 (1996-06-01), Woods et al.
patent: 5542059 (1996-07-01), Blomgren
patent: 5542060 (1996-07-01), Yoshida
patent: 5568646 (1996-10-01), Jagger
patent: 5574887 (1996-11-01), Fitch
patent: 5574927 (1996-11-01), Scantlin
patent: 5574928 (1996-11-01), White et al.
patent: 5574939 (1996-11-01), Keckler et al.
patent: 5574941 (1996-11-01), Horst
patent: 5577200 (1996-11-01), Abramson et al.
patent: 5577259 (1996-11-01), Alferness et al.
patent: 5581718 (1996-12-01), Grochowski
"Power PC 601", Motorola Inc. 1993, pp. 3.1-3.2, 3.42-3.43.
IBM Technical Disclosure Bulletin Entitled "Opcode Remap and Compression in Hard-Wired Risc Microprocessor," vol. 32, No. 10A, Mar. 1990, p. 349.
Smith, P.F., IBM Technical Disclosure Bulletin Entitled "Extended Control for Microprocessors," vol. 17, No. 11, Apr. 1975, pp. 3438-3441.
Kemp, J.C., IBM Technical Disclosure Bulletin Entitled "Instruction Translator," vol. 15, No. 3, Aug. 1972, p. 920.

Affiliated with

Also associated with

Rating

Microprocessor having register dependent immediate decompression does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor having register dependent immediate decompression, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor having register dependent immediate decompression will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1125874