Semiconductor memory device with row and column redundancy circu

Details Semiconductor memory device with row and column redundancy circu Semiconductor memory device with row and column redundancy circu

1997-06-05

1999-02-02

Canney, Vincent P.

Excavating

G06F 1100

Patent

active

058675043

ABSTRACT:
A semiconductor memory device comprising redundancy memory elements for functionally replacing defective memory elements, redundancy circuits for operating said functional substitution of the redundancy memory elements for the defective memory elements, and operation mode control circuits for controlling the memory device to operate according to a plurality of operation modes, said plurality of operation modes comprising a memory read mode and redundancy test modes for testing the redundancy circuits. The memory device comprises an internal shared bus of signal lines that when the memory device is operated in said read mode is used to transfer read data signals to output terminals of the memory device and when the memory device is operated in one of said redundancy test modes is used to transfer redundancy signals, depending on the redundancy test mode, to the output terminals of the memory device.

REFERENCES:
patent: 4495603 (1985-01-01), Varshney
patent: 4719598 (1988-01-01), Stockton
patent: 5430677 (1995-07-01), Fandrich et al.

Affiliated with

Also associated with

Rating

Semiconductor memory device with row and column redundancy circu does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with row and column redundancy circu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with row and column redundancy circu will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1124277