Static information storage and retrieval – Floating gate – Particular connection
Patent
1996-08-01
1998-08-18
Nguyen, Tan T.
Static information storage and retrieval
Floating gate
Particular connection
36518529, 36518533, 36518905, 36523003, 36523006, 36523008, G11C 1600
Patent
active
057966575
ABSTRACT:
A flash memory with a flexible erasing size includes a first bank of flash transistors and a second bank of flash transistors. Each bank of flash transistors forms a plurality of rows and a plurality of columns, each transistor having a gate, drain and source, where the gates of transistors in each row are coupled to common wordlines, the drains of transistors in each column are coupled to common bitlines and the sources of the transistors in the first bank are all coupled to a first sourceline and the sources of the transistors in the second bank are all coupled to a second sourceline. A wordline decoder is coupled to the wordlines and configured to receive a wordline address signal and to decode the wordline address signal to select a wordline, where the wordline decoder includes a wordline latch configured to latch the selected wordline. A sourceline decoder is coupled to the sourcelines and configured to receive a sourceline address signal and to decode the sourceline address signal to select a sourceline, where the sourceline decoder includes a sourceline latch configured to latch the selected sourceline. A bitline decoder is coupled to the bitlines and configured to receive a bitline address signal and to decode the bitline address signal to latch a selected bitline, where the bitline decoder includes a bitline latch configured to latch the selected bitline.
REFERENCES:
patent: 4811294 (1989-03-01), Kobayashi et al.
patent: 4949309 (1990-08-01), Rao
patent: 5047981 (1991-09-01), Gill et al.
patent: 5105386 (1992-04-01), Andoh et al.
patent: 5126808 (1992-06-01), Montalvo et al.
patent: 5185718 (1993-02-01), Rinerson et al.
patent: 5294819 (1994-03-01), Simko
patent: 5337281 (1994-08-01), Kobayashi et al.
patent: 5469384 (1995-11-01), Lacey
AMD Data Book/Handbook "Flash memory Products" (1996).
Atsumi,et al. "A 3.3V-only 16Mb Flash memory with Row-Decoding Scheme" (1996) IEEE International Solid State Circuits Conference Digest, 39, paper TP 2.6.
Nakayama, et al., "A New Decoding Scheme and Erase Sequence for 5V Only Sector Erasable Flash Memory" (1992), IEEE Symposium on VLSI Circuits Digest of Technical Papers, 3-2, p. 22.
Hsu Fu-Chang
Lee Peter W.
Tsao Hsing-Ya
Aplus Integrated Circuits, Inc.
Nguyen Tan T.
LandOfFree
Flash memory with flexible erasing size from multi-byte to multi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flash memory with flexible erasing size from multi-byte to multi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory with flexible erasing size from multi-byte to multi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1121484