Boots – shoes – and leggings
Patent
1992-11-24
1995-02-07
Coleman, Eric
Boots, shoes, and leggings
36424611, 36424612, 36424613, 3642481, 364DIG1, 395575, G06F 1202, G06F 1576
Patent
active
053882423
ABSTRACT:
A computer system employs multiple CPUs, all executing the same instruction stream, with multiple, identical memory modules storing duplicates of the same data and accessable by all the CPUs, providing global memory. The multiple CPUs are loosely synchronized, as by detecting events such as memory references and stalling any CPU ahead of others until all execute the function simultaneously. Each CPU has its own fast cache and also a local memory not accessable by the other CPUs. A hierarchical virtual memory management arrangement for this system employs demand paging to keep the most-used data in the local memory, page-swapping with the global memory. Page swapping with disk memory is through the global memory; the global memory is used as a disk buffer and also to hold pages likely to be needed for loading to local memory. The operating system kernal is kept in local memory. This arrangement is particularly useful in fault-tolerant computer systems.
REFERENCES:
patent: 3602900 (1971-08-01), Delaigue et al.
patent: 3681578 (1972-08-01), Stevens
patent: 3735356 (1973-05-01), Yates et al.
patent: 3760365 (1973-09-01), Yamauchi et al.
patent: 3761884 (1973-09-01), Avsan et al.
patent: 3810119 (1974-05-01), Zieve et al.
patent: 3828321 (1974-08-01), Wilber et al.
patent: 3833798 (1974-09-01), Huber et al.
patent: 3848116 (1974-11-01), Moder et al.
patent: 3921149 (1975-11-01), Kreis et al.
patent: 4015243 (1977-03-01), Kurpanek et al.
patent: 4015246 (1977-03-01), Hopkins, Jr. et al.
patent: 4030074 (1977-06-01), Giorcelli
patent: 4034347 (1977-07-01), Probert, Jr.
patent: 4187538 (1980-02-01), Douglas
patent: 4224664 (1980-09-01), Trinchieri
patent: 4228496 (1980-10-01), Katzman et al.
patent: 4253144 (1981-02-01), Bellamy et al.
patent: 4257097 (1981-03-01), Moran
patent: 4315310 (1982-02-01), Bayliss et al.
patent: 4316245 (1982-02-01), Luu et al.
patent: 4321666 (1982-03-01), Tasar et al.
patent: 4330826 (1982-05-01), Whiteside et al.
patent: 4358823 (1982-11-01), McDonald et al.
patent: 4375683 (1983-03-01), Wensley
patent: 4380046 (1983-04-01), Fung
patent: 4392196 (1983-07-01), Glenn et al.
patent: 4392199 (1983-07-01), Schmitter
patent: 4399504 (1983-08-01), Obermarck
patent: 4402045 (1983-08-01), Krol
patent: 4412218 (1983-10-01), Niitsu
patent: 4412280 (1983-10-01), Murphy et al.
patent: 4412281 (1983-10-01), Works
patent: 4414624 (1983-11-01), Summer
patent: 4426681 (1984-01-01), Bacot
patent: 4428044 (1984-01-01), Liron
patent: 4430707 (1984-02-01), Kim
patent: 4432051 (1984-12-01), Bogaert et al.
patent: 4438494 (1984-03-01), Budde et al.
patent: 4449183 (1984-05-01), Flahive et al.
patent: 4453215 (1984-06-01), Reid
patent: 4455605 (1984-06-01), Cormier
patent: 4456952 (1984-06-01), Mohrman et al.
patent: 4458307 (1984-07-01), McAnlis et al.
patent: 4493019 (1985-01-01), Kim
patent: 4497059 (1985-01-01), Smith
patent: 4541094 (1985-09-01), Stiffler et al.
patent: 4564903 (1986-01-01), Guyette
patent: 4570261 (1986-02-01), Maher
patent: 4577272 (1986-03-01), Ballow
patent: 4589066 (1986-05-01), Lam et al.
patent: 4590554 (1986-05-01), Glazer et al.
patent: 4591977 (1986-05-01), Nissen et al.
patent: 4597084 (1986-06-01), Dynneson et al.
patent: 4607365 (1986-08-01), Greig et al.
patent: 4608688 (1986-08-01), Hansen et al.
patent: 4616312 (1986-10-01), Uebel
patent: 4622631 (1986-11-01), Frank
patent: 4633394 (1986-12-01), Georgiou
patent: 4638427 (1987-01-01), Martin
patent: 4644498 (1987-02-01), Bedard et al.
patent: 4646231 (1987-07-01), Green et al.
patent: 4648035 (1987-03-01), Fava et al.
patent: 4654857 (1987-03-01), Samson et al.
patent: 4661900 (1987-04-01), Chen et al.
patent: 4667287 (1987-05-01), Allen et al.
patent: 4672535 (1987-06-01), Katzman et al.
patent: 4683570 (1987-07-01), Bedard et al.
patent: 4703452 (1987-10-01), Abrant et al.
patent: 4709325 (1987-11-01), Yajima
patent: 4733353 (1988-03-01), Jaswa
patent: 4751639 (1988-06-01), Corcoran et al.
patent: 4757442 (1988-07-01), Sakata
patent: 4757505 (1988-07-01), Marrington et al.
patent: 4763333 (1988-08-01), Byrd
patent: 4774709 (1988-09-01), Tulplue et al.
patent: 4779008 (1988-10-01), Kessels
patent: 4783731 (1988-11-01), Miyazaki et al.
patent: 4783733 (1988-11-01), Greig et al.
patent: 4785453 (1988-11-01), Chandran et al.
patent: 4794601 (1988-12-01), Kikuchi
patent: 4799140 (1989-01-01), Dietz et al.
patent: 4800462 (1989-01-01), Zacher et al.
patent: 4805107 (1989-02-01), Kieckhafer et al.
patent: 4816900 (1989-03-01), Tokunaga
patent: 4819159 (1989-04-01), Shipley et al.
patent: 4823256 (1989-04-01), Bishop et al.
patent: 4827401 (1989-05-01), Hrustich et al.
patent: 4831520 (1989-05-01), Rubinfeld et al.
patent: 4845419 (1989-07-01), Hacker
patent: 4847837 (1989-07-01), Morales et al.
patent: 4849979 (1989-07-01), Maccianti
patent: 4853872 (1989-08-01), Shimoi
patent: 4868818 (1989-09-01), Madan et al.
patent: 4868826 (1989-09-01), Smith et al.
patent: 4868832 (1989-09-01), Marrington et al.
patent: 4873685 (1989-10-01), Millis, Jr.
patent: 4879716 (1989-11-01), McNally
patent: 4907232 (1990-03-01), Harper et al.
patent: 4912698 (1990-03-01), Bitzinger et al.
patent: 4914657 (1990-04-01), Walter et al.
patent: 4933940 (1990-06-01), Walter
patent: 4959774 (1990-09-01), Davis
patent: 4965717 (1990-10-01), Cutts, Jr. et al.
patent: 4967353 (1990-10-01), Brenner
patent: 4980857 (1990-12-01), Walter et al.
patent: 5018148 (1991-05-01), Patel et al.
patent: 5020059 (1991-05-01), Gorin et al.
Bates, Kenneth H. and DeGrotenhuis, Marvin: "Shadowing Boosts System Reliability", Computer Design, Apr. 1986, pp. 129-137.
Boggs, David W. "Fault Tolerant Computer Enhances Control System Reliability", Control Engineering, Sep. 1981, pp. 129-132.
Chester, Michael, "Fault-Tolerant Computers Mature" Systems and Software, Mar. 1985, pp. 117-129.
Product Brochure: NCR 9800 System, Technical Overview.
Kirruann, Hubert. "Fault Tolerance in Process Control: An Overview and Examples of European Products", IEEE Micro, Oct. 1987, pp. 27-50.
Malaiya, Yashwant, and Stephen Su. "Fault Tolerance in Multiple Processor Systems".
Product Brochure: BiiN 60 System (Technical Overview).
Davies, Daniel. IEEE Transactions on Computers 27:6, pp. 531-539.
Enslow, Philip H. "Multiprocesors and Parallel Processing" pp. 28-33.
Kilmer, F., Killingbeck, L. and J. Viskne. "Comparison of Synchronization Techniques for Redundant Computer Sets".
Hopkins, Albert, Jr. "A Fault-Tolerant Information Processing Concept for Space Vehicles". IEEE Transactions on Computers, Nov. 1971, pp. 1394-1403.
Sklaroff, J. R. "Redundancy Management Technique for Space Shuttle Computers". IBM J. Res. Develop. pp. 21-28.
Yoneda, Tomohiro; Suzuoka, Takashi, and Yoshihiro, Tohma. "Implementation of Interrup Handler for Loosely-Synchronized TMR Systems." IEEE. (1985) pp. 246-251.
S. Chang, "Multiple-Read Single Write Memory and its Application", IEEE Transactions on Computers, Aug. 1990, pp. 689-694.
E. I. Cohen et al, "Storage Hierarchies", 1989, IBM Systems Journal, vol. 28, No. 1, pp. 62-76.
"Computer System Isolates Faults," Computer Design, Nov. 1983.
Frison, Steven G., "Interactive Consistency and Its Impact on the Design of the TMR Systems," August Systems, Inc., IEEE 1982.
McConnel, Stephen R., "Synchronization and Voting," IEEE 1981.
Smith, T. Basil, III, "Architectural Description of a Fault-Tolerant Multiprocessor Engineering Prototype," IEEE 1978.
Smith, Basil T., "High Performance Fault Tolerant Real Time Computer Architecture," IEEE 1986.
Tolerant Systems, Eternity Series System Summary, Revision 2.0, Jan. 1984.
Weinstock, Charles B., "SIFT: Systems Design and Implementation," IEEE 1980.
Wensley, John H., "Fault Tolerant Systems Can Prevent Timing Problems," Computer Design, Nov. 1982.
"Comparative Architecture of High-Availability Computer Systems" by McCluskey & Ogus; Inst. of Electrical & Electronics Engineers, Spring Conf. 14; 1977.
"Architectural Description of a Fault-Tolerant Multiprocessor Engineering Prototype" by Smith and Hopkins; 8th Ann. Int'l Conf. on Fault-Tolerant Computing Jun., 1978.
Coleman Eric
Tandem Computers Incorporated
LandOfFree
Multiprocessor system with each processor executing the same ins does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor system with each processor executing the same ins, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system with each processor executing the same ins will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1117181